{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,27]],"date-time":"2025-11-27T06:39:47Z","timestamp":1764225587801},"reference-count":9,"publisher":"IEEE","license":[{"start":{"date-parts":[[2020,6,1]],"date-time":"2020-06-01T00:00:00Z","timestamp":1590969600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,6,1]],"date-time":"2020-06-01T00:00:00Z","timestamp":1590969600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,6,1]],"date-time":"2020-06-01T00:00:00Z","timestamp":1590969600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020,6]]},"DOI":"10.1109\/vlsicircuits18222.2020.9162829","type":"proceedings-article","created":{"date-parts":[[2020,8,10]],"date-time":"2020-08-10T22:28:11Z","timestamp":1597098491000},"page":"1-2","source":"Crossref","is-referenced-by-count":18,"title":["A Mixed-Signal Time-Domain Generative Adversarial Network Accelerator with Efficient Subthreshold Time Multiplier and Mixed-Signal On-Chip Training for Low Power Edge Devices"],"prefix":"10.1109","author":[{"given":"Zhengyu","family":"Chen","sequence":"first","affiliation":[]},{"given":"Sihua","family":"Fu","sequence":"additional","affiliation":[]},{"given":"Qiankai","family":"Cao","sequence":"additional","affiliation":[]},{"given":"Jie","family":"Gu","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"journal-title":"ISSCC'19","year":"0","author":"sayal","key":"ref4"},{"journal-title":"ISSCC'19","year":"0","author":"cao","key":"ref3"},{"journal-title":"ISSCC'19","year":"0","author":"chen","key":"ref6"},{"journal-title":"ISSCC'16","year":"0","author":"lee","key":"ref5"},{"journal-title":"FASHION database","year":"0","key":"ref8"},{"journal-title":"VLSI'18","year":"0","author":"yoshioka","key":"ref7"},{"journal-title":"CICC'17","year":"0","author":"liu","key":"ref2"},{"journal-title":"EMOJI database","year":"0","key":"ref9"},{"year":"2015","author":"radford","key":"ref1"}],"event":{"name":"2020 IEEE Symposium on VLSI Circuits","start":{"date-parts":[[2020,6,16]]},"location":"Honolulu, HI, USA","end":{"date-parts":[[2020,6,19]]}},"container-title":["2020 IEEE Symposium on VLSI Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9146894\/9162771\/09162829.pdf?arnumber=9162829","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,6,30]],"date-time":"2022-06-30T15:17:26Z","timestamp":1656602246000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9162829\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,6]]},"references-count":9,"URL":"https:\/\/doi.org\/10.1109\/vlsicircuits18222.2020.9162829","relation":{},"subject":[],"published":{"date-parts":[[2020,6]]}}}