{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,26]],"date-time":"2026-02-26T15:23:32Z","timestamp":1772119412825,"version":"3.50.1"},"reference-count":19,"publisher":"IEEE","license":[{"start":{"date-parts":[[2020,6,1]],"date-time":"2020-06-01T00:00:00Z","timestamp":1590969600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,6,1]],"date-time":"2020-06-01T00:00:00Z","timestamp":1590969600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,6,1]],"date-time":"2020-06-01T00:00:00Z","timestamp":1590969600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020,6]]},"DOI":"10.1109\/vlsicircuits18222.2020.9162843","type":"proceedings-article","created":{"date-parts":[[2020,8,10]],"date-time":"2020-08-10T22:28:11Z","timestamp":1597098491000},"page":"1-2","source":"Crossref","is-referenced-by-count":9,"title":["1.03pW\/b Ultra-Low Leakage Voltage-Stacked SRAM for Intelligent Edge Processors"],"prefix":"10.1109","author":[{"given":"Jingcheng","family":"Wang","sequence":"first","affiliation":[]},{"given":"Hyochan","family":"An","sequence":"additional","affiliation":[]},{"given":"Qirui","family":"Zhang","sequence":"additional","affiliation":[]},{"given":"Hun Seok","family":"Kim","sequence":"additional","affiliation":[]},{"given":"David","family":"Blaauw","sequence":"additional","affiliation":[]},{"given":"Dennis","family":"Sylvester","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","author":"verma","year":"2008","journal-title":"JSSC"},{"key":"ref11","author":"blutman","year":"2017","journal-title":"JSSC"},{"key":"ref12","author":"wilson","year":"2016","journal-title":"ISSCC"},{"key":"ref13","author":"wu","year":"2011","journal-title":"JSSC"},{"key":"ref14","author":"dong","year":"2017","journal-title":"VLSI"},{"key":"ref15","author":"ternan","year":"2011","journal-title":"JSSC"},{"key":"ref16","author":"maeda","year":"2013","journal-title":"JSSC"},{"key":"ref17","author":"tachibana","year":"2013","journal-title":"ISSCC"},{"key":"ref18","author":"frustaci","year":"2017","journal-title":"ISSCC"},{"key":"ref19","author":"fujiwara","year":"2013","journal-title":"VLSI"},{"key":"ref4","author":"ranica","year":"2013","journal-title":"VLSI"},{"key":"ref3","author":"fukuda","year":"2014","journal-title":"ISSCC"},{"key":"ref6","author":"wang","year":"2009","journal-title":"ISSCC"},{"key":"ref5","author":"yabuuchi","year":"2017","journal-title":"VLSI"},{"key":"ref8","author":"kim","year":"2009","journal-title":"JSSC"},{"key":"ref7","author":"chang","year":"2007","journal-title":"JSSC"},{"key":"ref2","author":"chen","year":"2010","journal-title":"ISSCC"},{"key":"ref1","author":"han","year":"2016","journal-title":"ISCA"},{"key":"ref9","author":"hamzaoglu","year":"2008","journal-title":"ISSCC"}],"event":{"name":"2020 IEEE Symposium on VLSI Circuits","location":"Honolulu, HI, USA","start":{"date-parts":[[2020,6,16]]},"end":{"date-parts":[[2020,6,19]]}},"container-title":["2020 IEEE Symposium on VLSI Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9146894\/9162771\/09162843.pdf?arnumber=9162843","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,6,30]],"date-time":"2022-06-30T15:17:54Z","timestamp":1656602274000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9162843\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,6]]},"references-count":19,"URL":"https:\/\/doi.org\/10.1109\/vlsicircuits18222.2020.9162843","relation":{},"subject":[],"published":{"date-parts":[[2020,6]]}}}