{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,28]],"date-time":"2026-01-28T00:41:57Z","timestamp":1769560917289,"version":"3.49.0"},"reference-count":6,"publisher":"IEEE","license":[{"start":{"date-parts":[[2020,6,1]],"date-time":"2020-06-01T00:00:00Z","timestamp":1590969600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,6,1]],"date-time":"2020-06-01T00:00:00Z","timestamp":1590969600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,6,1]],"date-time":"2020-06-01T00:00:00Z","timestamp":1590969600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020,6]]},"DOI":"10.1109\/vlsicircuits18222.2020.9163015","type":"proceedings-article","created":{"date-parts":[[2020,8,10]],"date-time":"2020-08-10T22:28:11Z","timestamp":1597098491000},"page":"1-2","source":"Crossref","is-referenced-by-count":25,"title":["Z-PIM: An Energy-Efficient Sparsity Aware Processing-In-Memory Architecture with Fully-Variable Weight Precision"],"prefix":"10.1109","author":[{"given":"Ji-Hoon","family":"Kim","sequence":"first","affiliation":[]},{"given":"Juhyoung","family":"Lee","sequence":"additional","affiliation":[]},{"given":"Jinsu","family":"Lee","sequence":"additional","affiliation":[]},{"given":"Hoi-Jun","family":"Yoo","sequence":"additional","affiliation":[]},{"given":"Joo-Young","family":"Kim","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2019.8662392"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2018.8310397"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2019.8662419"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2019.8662435"},{"key":"ref2","article-title":"LNPU: A25.3TFLOPS\/W Sparse Deep-Neural-Net-work Learning Processor with Fine-Grained Mixed Precision of FP8-FP 16","author":"lee","year":"2019","journal-title":"ISSCC"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2865489"}],"event":{"name":"2020 IEEE Symposium on VLSI Circuits","location":"Honolulu, HI, USA","start":{"date-parts":[[2020,6,16]]},"end":{"date-parts":[[2020,6,19]]}},"container-title":["2020 IEEE Symposium on VLSI Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9146894\/9162771\/09163015.pdf?arnumber=9163015","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,9]],"date-time":"2022-07-09T02:21:07Z","timestamp":1657333267000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9163015\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,6]]},"references-count":6,"URL":"https:\/\/doi.org\/10.1109\/vlsicircuits18222.2020.9163015","relation":{},"subject":[],"published":{"date-parts":[[2020,6]]}}}