{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,19]],"date-time":"2026-03-19T01:13:09Z","timestamp":1773882789774,"version":"3.50.1"},"reference-count":20,"publisher":"IEEE","license":[{"start":{"date-parts":[[2026,1,3]],"date-time":"2026-01-03T00:00:00Z","timestamp":1767398400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2026,1,3]],"date-time":"2026-01-03T00:00:00Z","timestamp":1767398400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2026,1,3]]},"DOI":"10.1109\/vlsid68508.2026.00028","type":"proceedings-article","created":{"date-parts":[[2026,3,17]],"date-time":"2026-03-17T20:19:04Z","timestamp":1773778744000},"page":"79-84","source":"Crossref","is-referenced-by-count":0,"title":["PIDArc: Physics-Informed Deaggregated Architecture for Enhanced Aging-Aware Leakage Power Estimation for FinFET Logic Cells"],"prefix":"10.1109","author":[{"given":"Mohammad Rehan","family":"Akhtar","sequence":"first","affiliation":[{"name":"International Institute of Information Technology, Hyderabad (IIIT-H),Centre for VLSI and Embedded Systems Technology (CVEST),Hyderabad,India"}]},{"given":"Zia","family":"Abbas","sequence":"additional","affiliation":[{"name":"International Institute of Information Technology, Hyderabad (IIIT-H),Centre for VLSI and Embedded Systems Technology (CVEST),Hyderabad,India"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2018.2840132"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.46586\/tches.v2019.i3.233-256"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2023.06.002"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-031-68142-4_1"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2022.3197521"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2023.3298917"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISEDA62518.2024.10617718"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2023.3346298"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS45731.2020.9180600"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2010.75"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2294550"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS58744.2024.10558185"},{"key":"ref13","article-title":"Model-agnostic meta-learning for fast adaptation of deep networks","volume":"abs\/1703.03400","author":"Finn","year":"2017","journal-title":"CoRR"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1016\/j.patcog.2022.109215"},{"key":"ref15","volume":"abs\/1707.09835","author":"Li","year":"2017","journal-title":"Meta-sgd: Learning to learn quickly for few shot learning"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1007\/978-981-13-5950-7_34"},{"key":"ref17","first-page":"3149","article-title":"Lightgbm: a highly efficient gradient boosting decision tree","volume-title":"Proceedings of the 31st International Conference on Neural Information Processing Systems","author":"Ke","year":"2017"},{"key":"ref18","article-title":"Catboost: unbiased boosting with categorical features","volume-title":"Advances in Neural Information Processing Systems","volume":"31","author":"Prokhorenkova","year":"2018"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1609\/aaai.v37i9.26272"},{"key":"ref20","volume-title":"torchvision.ops.MLP - TorchVision main documentation","year":"2024"}],"event":{"name":"2026 39th International Conference on VLSI Design & 25th International Conference on Embedded Systems (VLSID)","location":"Pune, India","start":{"date-parts":[[2026,1,3]]},"end":{"date-parts":[[2026,1,7]]}},"container-title":["2026 39th International Conference on VLSI Design & 25th International Conference on Embedded Systems (VLSID)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11433189\/11433171\/11433283.pdf?arnumber=11433283","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,3,18]],"date-time":"2026-03-18T19:37:29Z","timestamp":1773862649000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11433283\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,1,3]]},"references-count":20,"URL":"https:\/\/doi.org\/10.1109\/vlsid68508.2026.00028","relation":{},"subject":[],"published":{"date-parts":[[2026,1,3]]}}}