{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,19]],"date-time":"2026-03-19T01:13:13Z","timestamp":1773882793548,"version":"3.50.1"},"reference-count":29,"publisher":"IEEE","license":[{"start":{"date-parts":[[2026,1,3]],"date-time":"2026-01-03T00:00:00Z","timestamp":1767398400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2026,1,3]],"date-time":"2026-01-03T00:00:00Z","timestamp":1767398400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2026,1,3]]},"DOI":"10.1109\/vlsid68508.2026.00033","type":"proceedings-article","created":{"date-parts":[[2026,3,17]],"date-time":"2026-03-17T20:19:04Z","timestamp":1773778744000},"page":"109-114","source":"Crossref","is-referenced-by-count":0,"title":["BHARAT-TPM: Micro-Architecture Design of Scalable Hardware Random Number Generator for a RISC-V Trusted Platform Module"],"prefix":"10.1109","author":[{"given":"Soumya G","family":"Hosmani","sequence":"first","affiliation":[{"name":"Centre for Development of Advanced Computing (C-DAC),Bangalore,India"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Raja Sekar","family":"K","sequence":"additional","affiliation":[{"name":"Centre for Development of Advanced Computing (C-DAC),Bangalore,India"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Aneesh","family":"Raveendran","sequence":"additional","affiliation":[{"name":"Centre for Development of Advanced Computing (C-DAC),Bangalore,India"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Vivian","family":"Desalphine","sequence":"additional","affiliation":[{"name":"Centre for Development of Advanced Computing (C-DAC),Bangalore,India"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hari Babu","family":"P","sequence":"additional","affiliation":[{"name":"Centre for Development of Advanced Computing (C-DAC),Bangalore,India"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S D","family":"Sudarsan","sequence":"additional","affiliation":[{"name":"Centre for Development of Advanced Computing (C-DAC),Bangalore,India"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","year":"2024","journal-title":"Trusted Platform Module Library, Family \u201c2.0\u201d, Level 00, Rev. 01.83"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.6028\/nist.sp.800-90ar1"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.6028\/nist.sp.800-90b"},{"key":"ref4","year":"2010","journal-title":"A Statistical Test Suite for Random and Pseudorandom Number Generators for Cryptographic Applications, Rev. 1"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2007.250627"},{"key":"ref6","year":"2015","journal-title":"Recommendation for Random Number Generation Using Deterministic Random Bit Generators, NIST SP 800\u201390A, Rev. 1"},{"key":"ref7","year":"2018","journal-title":"Recommendation for the Entropy Sources Used for Random Bit Generation, NIST SP 800\u201390B"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.6028\/nist.sp.800-90c.3pd"},{"issue":"12","key":"ref9","first-page":"5154","article-title":"A novel ultra-compact FPGA-compatible TRNG architecture exploiting latched ring oscillators","volume":"69","author":"Azeem","year":"2022","journal-title":"IEEE Trans. Circuits Syst. I, Reg."},{"key":"ref10","article-title":"Implementation of TRNG with SHA-3 for hardware security","volume":"91","author":"Mohanty","year":"2022","journal-title":"Microprocessors and Microsystems"},{"key":"ref11","article-title":"A high-speed and low-power DSP-based TRNG for FPGA implementations","volume":"12","author":"Peterson","year":"2024","journal-title":"IEEE Access"},{"key":"ref12","article-title":"Ultra-high efficiency TRNG IP based on mesh topology of Coupled-XOR","volume-title":"Proc. DATE","author":"Vora","year":"2025"},{"issue":"1","key":"ref13","article-title":"An ultrahigh-throughput and FPGA-compatible TRNG based on dynamic hybrid metastability and jitter entropy cells","volume":"33","author":"Lin","year":"2025","journal-title":"IEEE TVLSI"},{"key":"ref14","article-title":"High-throughput FPGA-compatible TRNG architecture exploiting multistimuli metastable cells","author":"Kim","year":"2022","journal-title":"Microelectron. J"},{"issue":"3","key":"ref15","first-page":"99","article-title":"FPGA modeling of a novel fully-synthesizable and secure TRNG based on key-dependent S-box","volume":"15","author":"Ali","year":"2023","journal-title":"IEEE Embedded Syst. Lett."},{"key":"ref16","article-title":"Design, FPGA implementation and statistical analysis of a high-speed and low-area TRNG based on an AES S-box postprocessing technique","author":"Nair","year":"2021","journal-title":"IEEE Trans. Circuits Syst. II, Exp. Briefs"},{"key":"ref17","first-page":"229","article-title":"DESSB-TRNG: A novel true random number generator using data encryption standard substitution box as postprocessing","volume-title":"Proc. Int. Conf. Field-Programmable Logic and Applications","author":"Banerjee","year":"2024"},{"key":"ref18","article-title":"High randomness hyperchaos-based parameterizable TRNG: Design, FPGA implementation and exhaustive security analysis","volume":"88","author":"Jameel","year":"2022","journal-title":"Microprocessors and Microsystems"},{"key":"ref19","article-title":"A lightweight full entropy TRNG with on-chip entropy assurance","author":"Lu","year":"2021","journal-title":"IEEE Trans. Very Large Scale Integr. Syst."},{"key":"ref20","article-title":"Exploiting the DD-cell as an ultra-compact entropy source for an FPGA-based reconfigurable PUF-TRNG architecture","volume":"18","author":"Nguyen","year":"2023","journal-title":"IEEE Trans. Inf. Forensics Security"},{"key":"ref21","article-title":"Side-channel attack on COSO-based TRNG to estimate output bits","volume-title":"Proc. IEEE Int. Symp. Circuits Syst.","author":"Saeed","year":"2022"},{"key":"ref22","article-title":"Reconfigurable side channel attack resistant true random number generator","volume-title":"Proc. IEEE Int. Symp. Hardware Oriented Security Trust","author":"Dey","year":"2016"},{"key":"ref23","article-title":"A lightweight full entropy TRNG with on-chip entropy assurance","author":"Zhao","year":"2021","journal-title":"IEEE Trans. Circuits Syst. I, Regular Papers"},{"issue":"4","key":"ref24","first-page":"2143","article-title":"Formal verification and analysis of a pseudo random number generator","volume":"19","author":"Kumar","year":"2022","journal-title":"IEEE Transactions on Dependable and Secure Computing"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2022.3199218"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2023.3304901"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2024.3421323"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2025.3526181"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2025.3555325"}],"event":{"name":"2026 39th International Conference on VLSI Design & 25th International Conference on Embedded Systems (VLSID)","location":"Pune, India","start":{"date-parts":[[2026,1,3]]},"end":{"date-parts":[[2026,1,7]]}},"container-title":["2026 39th International Conference on VLSI Design & 25th International Conference on Embedded Systems (VLSID)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11433189\/11433171\/11433308.pdf?arnumber=11433308","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,3,18]],"date-time":"2026-03-18T19:37:30Z","timestamp":1773862650000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11433308\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,1,3]]},"references-count":29,"URL":"https:\/\/doi.org\/10.1109\/vlsid68508.2026.00033","relation":{},"subject":[],"published":{"date-parts":[[2026,1,3]]}}}