{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,18]],"date-time":"2026-03-18T06:42:50Z","timestamp":1773816170469,"version":"3.50.1"},"reference-count":11,"publisher":"IEEE","license":[{"start":{"date-parts":[[2026,1,3]],"date-time":"2026-01-03T00:00:00Z","timestamp":1767398400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2026,1,3]],"date-time":"2026-01-03T00:00:00Z","timestamp":1767398400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100008628","name":"Ministry of Electronics & Information Technology","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100008628","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100003845","name":"Indian Institute of Technology Madras","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100003845","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2026,1,3]]},"DOI":"10.1109\/vlsid68508.2026.00038","type":"proceedings-article","created":{"date-parts":[[2026,3,17]],"date-time":"2026-03-17T20:19:04Z","timestamp":1773778744000},"page":"137-142","source":"Crossref","is-referenced-by-count":0,"title":["A 8-16 Gb\/s\/pin Full-Duplex Voltage-Mode Transmitter with Pulse Width Modulation Based Equalization and Analog Echo Canceller"],"prefix":"10.1109","author":[{"given":"Saurabh","family":"Saxena","sequence":"first","affiliation":[{"name":"IIT Madras,Dept. of Electrical Engineering,Chennai,India"}]},{"given":"Vinod","family":"Ganesan","sequence":"additional","affiliation":[{"name":"IIT Madras,Dept. of Electrical Engineering,Chennai,India"}]},{"given":"Shubham","family":"Choudhary","sequence":"additional","affiliation":[{"name":"IIT Madras,Dept. of Electrical Engineering,Chennai,India"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/OJSSCS.2025.3546889"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2020.2984567"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2024.3469395"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC49661.2025.10904631"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2023.3253679"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2353796"},{"key":"ref7","first-page":"642","article-title":"Quad flat non-lead package characterization and circuit modeling","volume-title":"Proc. on Progress In Electromagnetics Research Symposium","author":"Sigalov","year":"2009"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2317142"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2956369"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/LSSC.2019.2935897"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2024.3435530"}],"event":{"name":"2026 39th International Conference on VLSI Design & 25th International Conference on Embedded Systems (VLSID)","location":"Pune, India","start":{"date-parts":[[2026,1,3]]},"end":{"date-parts":[[2026,1,7]]}},"container-title":["2026 39th International Conference on VLSI Design & 25th International Conference on Embedded Systems (VLSID)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11433189\/11433171\/11433302.pdf?arnumber=11433302","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,3,18]],"date-time":"2026-03-18T05:45:04Z","timestamp":1773812704000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11433302\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,1,3]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/vlsid68508.2026.00038","relation":{},"subject":[],"published":{"date-parts":[[2026,1,3]]}}}