{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,18]],"date-time":"2026-03-18T06:23:17Z","timestamp":1773814997393,"version":"3.50.1"},"reference-count":10,"publisher":"IEEE","license":[{"start":{"date-parts":[[2026,1,3]],"date-time":"2026-01-03T00:00:00Z","timestamp":1767398400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2026,1,3]],"date-time":"2026-01-03T00:00:00Z","timestamp":1767398400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2026,1,3]]},"DOI":"10.1109\/vlsid68508.2026.00059","type":"proceedings-article","created":{"date-parts":[[2026,3,17]],"date-time":"2026-03-17T20:19:04Z","timestamp":1773778744000},"page":"263-268","source":"Crossref","is-referenced-by-count":0,"title":["A Novel 8T SRAM-Based In-Memory Computing Architecture for MAC-Derived Logical Functions"],"prefix":"10.1109","author":[{"given":"Amogh","family":"K M","sequence":"first","affiliation":[{"name":"PES University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sunita","family":"M S","sequence":"additional","affiliation":[{"name":"PES University"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1016\/j.sysarc.2018.11.001"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2515510"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2022.3160455"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1016\/j.sysarc.2021.102276"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/vlsic.2016.7573556"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/tcsi.2020.2981901"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.3390\/jlpea7030023"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2929245"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2022.3206318"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2018.2848999"}],"event":{"name":"2026 39th International Conference on VLSI Design & 25th International Conference on Embedded Systems (VLSID)","location":"Pune, India","start":{"date-parts":[[2026,1,3]]},"end":{"date-parts":[[2026,1,7]]}},"container-title":["2026 39th International Conference on VLSI Design & 25th International Conference on Embedded Systems (VLSID)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11433189\/11433171\/11433291.pdf?arnumber=11433291","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,3,18]],"date-time":"2026-03-18T05:30:26Z","timestamp":1773811826000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11433291\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,1,3]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/vlsid68508.2026.00059","relation":{},"subject":[],"published":{"date-parts":[[2026,1,3]]}}}