{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,19]],"date-time":"2026-03-19T01:13:13Z","timestamp":1773882793057,"version":"3.50.1"},"reference-count":16,"publisher":"IEEE","license":[{"start":{"date-parts":[[2026,1,3]],"date-time":"2026-01-03T00:00:00Z","timestamp":1767398400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2026,1,3]],"date-time":"2026-01-03T00:00:00Z","timestamp":1767398400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2026,1,3]]},"DOI":"10.1109\/vlsid68508.2026.00086","type":"proceedings-article","created":{"date-parts":[[2026,3,17]],"date-time":"2026-03-17T20:19:04Z","timestamp":1773778744000},"page":"425-430","source":"Crossref","is-referenced-by-count":0,"title":["Design and Analysis of Fused SIM(S)D Functional Units for RISC-V P-and-B Extensions Instructions"],"prefix":"10.1109","author":[{"given":"Nancy","family":"Gupta","sequence":"first","affiliation":[{"name":"Secured Hardware and VLSI Design, Centre for Development of Advanced Computing (C-DAC),Bangalore,India"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"David","family":"Selvakumar","sequence":"additional","affiliation":[{"name":"Secured Hardware and VLSI Design, Centre for Development of Advanced Computing (C-DAC),Bangalore,India"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Gopal","family":"Raut","sequence":"additional","affiliation":[{"name":"Secured Hardware and VLSI Design, Centre for Development of Advanced Computing (C-DAC),Bangalore,India"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Pranose J","family":"Edavoor","sequence":"additional","affiliation":[{"name":"Secured Hardware and VLSI Design, Centre for Development of Advanced Computing (C-DAC),Bangalore,India"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2023.3246491"},{"key":"ref2","article-title":"RISC-V \u201cP\u201d Extension Proposal","volume-title":"Version 0.9.11-draft-20211209","year":"2021"},{"key":"ref3","article-title":"RISC-V Bit-Manipulation ISA-extensions","volume-title":"Version 1.0.0\u201338-g865e7a7","year":"2021"},{"key":"ref4","article-title":"RISC-V Bitmanip Extensions","volume-title":"Version 0.93 or 0.94","year":"2021"},{"key":"ref5","volume-title":"Implementation and Evaluation of Packed-SIMD Instructions for a RISC-V Processor","author":"Koene","year":"2021"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/RAICS61201.2024.10689726"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS46773.2023.10181681"},{"key":"ref8","volume-title":"Design of Energy-efficient RISC-V based edgecomputing devices","author":"Schiavone","year":"2020"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISCE.2017.8355536"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/3587135.3591439"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1007\/978-981-97-3756-7_12"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1117\/12.2642009"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/vlsid51830.2021.00014"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ASID56930.2022.9995771"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/IEEECONF59524.2023.10477073"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/PATMOS.2019.8862170"}],"event":{"name":"2026 39th International Conference on VLSI Design & 25th International Conference on Embedded Systems (VLSID)","location":"Pune, India","start":{"date-parts":[[2026,1,3]]},"end":{"date-parts":[[2026,1,7]]}},"container-title":["2026 39th International Conference on VLSI Design & 25th International Conference on Embedded Systems (VLSID)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11433189\/11433171\/11433241.pdf?arnumber=11433241","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,3,18]],"date-time":"2026-03-18T19:37:30Z","timestamp":1773862650000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11433241\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,1,3]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/vlsid68508.2026.00086","relation":{},"subject":[],"published":{"date-parts":[[2026,1,3]]}}}