{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,3]],"date-time":"2026-05-03T05:43:35Z","timestamp":1777787015596,"version":"3.51.4"},"reference-count":14,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2007,10]]},"DOI":"10.1109\/vlsisoc.2007.4402463","type":"proceedings-article","created":{"date-parts":[[2007,12,18]],"date-time":"2007-12-18T20:01:08Z","timestamp":1198008068000},"page":"1-6","source":"Crossref","is-referenced-by-count":10,"title":["Power invariant secure IC design methodology using reduced complementary dynamic and differential logic"],"prefix":"10.1109","author":[{"family":"Vijay Sundaresan","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Srividhya Rammohan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Ranga Vemuri","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","first-page":"403","article-title":"A dynamic and differential CMOS logic with signal independent power consumption to withstand differential power analysis on smart cards","author":"tiri","year":"2002","journal-title":"Proceedings of the 28th European Solid-State Circuits Conference ESSCIRC"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2004.1268856"},{"key":"ref12","article-title":"Reduced Complementary Dynamic and Differential Logic: a Circuit Design Methodology for DPA-resistant Cryptographic ICs","author":"rammohan","year":"2007"},{"key":"ref13","doi-asserted-by":"crossref","DOI":"10.1201\/9781439821916","author":"menezes","year":"1996","journal-title":"Handbook of Applied Cryptography"},{"key":"ref14","doi-asserted-by":"crossref","first-page":"125","DOI":"10.1007\/978-3-540-45238-6_11","article-title":"Securing Encryption Algorithms against DPA at Logic Level: Next Generation Smart Card Technology","volume":"2779","author":"tiri","year":"2003","journal-title":"Lecture Notes in Computer Science"},{"key":"ref4","first-page":"151","article-title":"Investigations of Power Analysis Attacks on Smartcards","author":"messerges","year":"1999","journal-title":"In proc of SMARTCARD-99"},{"key":"ref3","doi-asserted-by":"crossref","first-page":"388","DOI":"10.1007\/3-540-48405-1_25","article-title":"Differential Power Analysis","volume":"1666","author":"kocher","year":"1999","journal-title":"Lecture Notes in Computer Science"},{"key":"ref6","first-page":"292","article-title":"Resistance against Differential Power Analysis for elliptic curves cryptosystems","volume":"lncs 1717","author":"coron","year":"1999","journal-title":"Ches '99"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1093\/ietfec\/e90-a.1.160"},{"key":"ref8","article-title":"Combinational Logic Design for AES Subbyte Transformation on Masked Data","author":"trichina","year":"2003","journal-title":"Cryptology EPrint Archive Report 2003\/216"},{"key":"ref7","first-page":"144","article-title":"Power Analysis Attacks of Modular Exponentiation in Smartcards","volume":"lncs 1717","author":"messerges","year":"1999","journal-title":"Ches '99"},{"key":"ref2","article-title":"NIST - FIPS 197: Advanced Encryption Standard","year":"2001","journal-title":"Tech Rep"},{"key":"ref1","article-title":"NIST - FIPS 46–3: Data Encryption Standard","year":"1999","journal-title":"Tech Rep"},{"key":"ref9","article-title":"Power Attack Resistant Cryptosystem Design: A Dynamic Voltage and Frequency Switching Approach","author":"yang","year":"2005","journal-title":"Proc of DATE"}],"event":{"name":"2007 IFIP International Conference on Very Large Scale Integration","location":"Atlanta, GA, USA","start":{"date-parts":[[2007,10,15]]},"end":{"date-parts":[[2007,10,17]]}},"container-title":["2007 IFIP International Conference on Very Large Scale Integration"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4402461\/4402462\/04402463.pdf?arnumber=4402463","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,18]],"date-time":"2017-06-18T02:17:39Z","timestamp":1497752259000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4402463\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007,10]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/vlsisoc.2007.4402463","relation":{},"subject":[],"published":{"date-parts":[[2007,10]]}}}