{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,21]],"date-time":"2025-06-21T05:41:52Z","timestamp":1750484512762,"version":"3.28.0"},"reference-count":13,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2007,10]]},"DOI":"10.1109\/vlsisoc.2007.4402471","type":"proceedings-article","created":{"date-parts":[[2007,12,18]],"date-time":"2007-12-18T15:01:08Z","timestamp":1197990068000},"page":"48-53","source":"Crossref","is-referenced-by-count":7,"title":["Regression based circuit matrix models for accurate performance estimation of analog circuits"],"prefix":"10.1109","author":[{"given":"Almitra","family":"Pradhan","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ranga","family":"Vemuri","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"journal-title":"Applied Regression Analysis A Research Tool","year":"2001","author":"rawlings","key":"ref10"},{"journal-title":"Analog Device-Level Layout Automation","year":"2000","author":"cohn","key":"ref11"},{"key":"ref12","first-page":"63","article-title":"A combined feasibility and performance macromodel for analog circuits","author":"ding","year":"2005","journal-title":"Proc 42nd Design Automation Conference"},{"key":"ref13","first-page":"10604","article-title":"Fast, layout-inclusive analog circuit synthesis using precompiled parasitic-aware symbolic performance models","author":"ranjan","year":"2004","journal-title":"Proc DATE"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2002.806600"},{"key":"ref3","first-page":"334","article-title":"Macromodeling of the A.C. characteristics of CMOS op-amps","volume":"7","author":"mandal","year":"1993","journal-title":"Proc International Conference on Computer-Aided Design"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.2307\/1576055"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2005.1464833"},{"journal-title":"Applied Linear Regression Models","year":"2003","author":"kutner","key":"ref8"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1023\/A:1021302922108"},{"key":"ref2","doi-asserted-by":"crossref","first-page":"881","DOI":"10.1145\/1065579.1065809","article-title":"Performance space modeling for hierarchical synthesis of analog integrated circuits","author":"gielen","year":"2005","journal-title":"Proc —42nd Design Automation Conference"},{"key":"ref1","first-page":"945","article-title":"MAEL STROM: Efficient simulation-based synthesis for custom analog cells","author":"krasnicki","year":"1999","journal-title":"Proc —36th Design Automation Conference"},{"journal-title":"Design of Analog CMOS Integrated Circuits","year":"2000","author":"razavi","key":"ref9"}],"event":{"name":"2007 IFIP International Conference on Very Large Scale Integration","start":{"date-parts":[[2007,10,15]]},"location":"Atlanta, GA, USA","end":{"date-parts":[[2007,10,17]]}},"container-title":["2007 IFIP International Conference on Very Large Scale Integration"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4402461\/4402462\/04402471.pdf?arnumber=4402471","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,5]],"date-time":"2019-05-05T22:17:27Z","timestamp":1557094647000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4402471\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007,10]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/vlsisoc.2007.4402471","relation":{},"subject":[],"published":{"date-parts":[[2007,10]]}}}