{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T04:07:07Z","timestamp":1725682027567},"reference-count":14,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2007,10]]},"DOI":"10.1109\/vlsisoc.2007.4402472","type":"proceedings-article","created":{"date-parts":[[2007,12,18]],"date-time":"2007-12-18T15:01:08Z","timestamp":1197990068000},"page":"54-59","source":"Crossref","is-referenced-by-count":8,"title":["A software-supported methodology for designing high-performance 3D FPGA architectures"],"prefix":"10.1109","author":[{"given":"Kostas","family":"Siozios","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kostas","family":"Sotiriadis","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Vassilis F.","family":"Pavlidis","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dimitrios","family":"Soudris","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-5145-4"},{"key":"ref11","article-title":"A Flexible Power Model for FPGA's","author":"poon","year":"2002","journal-title":"Proc Int Conf Field Programmable Logic Appl (FPL)"},{"year":"0","key":"ref12"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2005.1515807"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1093\/ietisy\/e88-d.7.1369"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2005.150"},{"key":"ref3","first-page":"11","article-title":"Placement and Routing for Three-Dimensional FPGAs","year":"1996","journal-title":"Proc 4th Canadian Workshop Field-Programmable Devices"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/981066.981091"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2002.996687"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/1057661.1057669"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2003.810003"},{"key":"ref2","first-page":"526","article-title":"Multi-level Hypergraph Partitioning: Applications in VLSI Design","author":"karypis","year":"1997","journal-title":"Proc ACM\/IEEE DAC"},{"key":"ref1","article-title":"The Rise of the 3rd Dimension for System Integration","author":"beyne","year":"2006","journal-title":"8thElectronics Packaging Technology Conf"},{"year":"0","key":"ref9"}],"event":{"name":"2007 IFIP International Conference on Very Large Scale Integration","start":{"date-parts":[[2007,10,15]]},"location":"Atlanta, GA, USA","end":{"date-parts":[[2007,10,17]]}},"container-title":["2007 IFIP International Conference on Very Large Scale Integration"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4402461\/4402462\/04402472.pdf?arnumber=4402472","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,16]],"date-time":"2017-03-16T16:47:30Z","timestamp":1489682850000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4402472\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007,10]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/vlsisoc.2007.4402472","relation":{},"subject":[],"published":{"date-parts":[[2007,10]]}}}