{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T04:17:54Z","timestamp":1725509874376},"reference-count":25,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2007,10]]},"DOI":"10.1109\/vlsisoc.2007.4402480","type":"proceedings-article","created":{"date-parts":[[2007,12,18]],"date-time":"2007-12-18T15:01:08Z","timestamp":1197990068000},"page":"99-104","source":"Crossref","is-referenced-by-count":0,"title":["Minimizing wire delays by net-topology aware binding during floorplan- driven high level synthesis"],"prefix":"10.1109","author":[{"given":"Vyas","family":"Krishnan","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Srinivas","family":"Katkoori","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","article-title":"Simultaneous functional-unit binding and floorplanning","author":"fang","year":"1994","journal-title":"Proc ICCAD"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISSS.1996.565874"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/337292.337769"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2003.159736"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2004.842820"},{"key":"ref15","article-title":"Unified Incremental Physical-Level and High-Level Synthesis","author":"gu","year":"2005","journal-title":"Proc DAC"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2006.244021"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2007.6"},{"journal-title":"International Technology Roadmap for Semiconductors","year":"2006","key":"ref18"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/43.552084"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1990.114849"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1990.114833"},{"key":"ref6","article-title":"Interconnect cost control during high-level synthesis","author":"jego","year":"2000","journal-title":"Proc Design Circuits Integr Syst Conf"},{"key":"ref5","first-page":"114","article-title":"The DT-model: high-level synthesis using data transfers","author":"tarafdar","year":"1998","journal-title":"Proceedings 1998 Design and Automation Conference 35th DAC (Cat No 98CH36175) DAC"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/43.137515"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/43.59070"},{"key":"ref2","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/74382.74383","article-title":"scheduling and binding algorithms for high-level synthesis","author":"paulin","year":"1989","journal-title":"26th ACM\/IEEE Design Automation Conference"},{"key":"ref9","article-title":"3D Scheduling: High-level synthesis with floorplanning","author":"weng","year":"1992","journal-title":"Proc DAC"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/5.920581"},{"key":"ref20","first-page":"611","article-title":"An Explicit RC-Circuit Delay Approximation Based on the First Three Moments of the Impulse Response","author":"tutuianu","year":"0","journal-title":"DAC 1996"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.855954"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/43.664231"},{"key":"ref24","first-page":"81","article-title":"Fidelity and near optimality of Elmore-based delay constructions","author":"boese","year":"1993","journal-title":"Proc ICCAD"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2004.1382665"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/43.924827"}],"event":{"name":"2007 IFIP International Conference on Very Large Scale Integration","start":{"date-parts":[[2007,10,15]]},"location":"Atlanta, GA, USA","end":{"date-parts":[[2007,10,17]]}},"container-title":["2007 IFIP International Conference on Very Large Scale Integration"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4402461\/4402462\/04402480.pdf?arnumber=4402480","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,17]],"date-time":"2017-06-17T22:17:40Z","timestamp":1497737860000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4402480\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007,10]]},"references-count":25,"URL":"https:\/\/doi.org\/10.1109\/vlsisoc.2007.4402480","relation":{},"subject":[],"published":{"date-parts":[[2007,10]]}}}