{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T12:01:01Z","timestamp":1759147261405,"version":"3.28.0"},"reference-count":7,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2007,10]]},"DOI":"10.1109\/vlsisoc.2007.4402484","type":"proceedings-article","created":{"date-parts":[[2007,12,18]],"date-time":"2007-12-18T15:01:08Z","timestamp":1197990068000},"page":"122-127","source":"Crossref","is-referenced-by-count":4,"title":["Computing and design for software and silicon manufacturing"],"prefix":"10.1109","author":[{"given":"Davide","family":"Pandini","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Giuseppe","family":"Desoli","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Alessandro","family":"Cremonesi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","first-page":"615609-1","article-title":"Maxi-mization of Layout Printability\/Manufacturability by Extreme Layout Regularity","volume":"6156","author":"jhaveri","year":"2006","journal-title":"Proc of SPIE"},{"key":"ref3","first-page":"353","article-title":"Design Methodology for IC Manufacturability Based on Regular Logic-Bricks","author":"kheterpal","year":"2005","journal-title":"Proc of Design Automation Conf"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/4.540068"},{"key":"ref5","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1117\/12.604723","article-title":"Integrating DfM Into a Cohesive Design-To-Silicon Solution","volume":"5756","author":"liebmann","year":"2005","journal-title":"Proc of SPIE"},{"key":"ref7","doi-asserted-by":"crossref","first-page":"305","DOI":"10.1109\/JPROC.2002.808156","article-title":"Leak-age Current Mechanisms and Leakage Reduction Techniques in Deep-Submicrometer CMOS Circuits","volume":"91","author":"roy","year":"2003","journal-title":"Proc of IEEE"},{"key":"ref2","doi-asserted-by":"crossref","first-page":"20","DOI":"10.1117\/12.538242","article-title":"High-performance Circuit Design for the RET-enabled 65nm Technology Node","volume":"5379","author":"liebmann","year":"2004","journal-title":"Proc of SPIE"},{"year":"0","key":"ref1"}],"event":{"name":"2007 IFIP International Conference on Very Large Scale Integration","start":{"date-parts":[[2007,10,15]]},"location":"Atlanta, GA, USA","end":{"date-parts":[[2007,10,17]]}},"container-title":["2007 IFIP International Conference on Very Large Scale Integration"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4402461\/4402462\/04402484.pdf?arnumber=4402484","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,17]],"date-time":"2017-06-17T22:17:40Z","timestamp":1497737860000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4402484\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007,10]]},"references-count":7,"URL":"https:\/\/doi.org\/10.1109\/vlsisoc.2007.4402484","relation":{},"subject":[],"published":{"date-parts":[[2007,10]]}}}