{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T20:08:42Z","timestamp":1725653322264},"reference-count":15,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2007,10]]},"DOI":"10.1109\/vlsisoc.2007.4402489","type":"proceedings-article","created":{"date-parts":[[2007,12,18]],"date-time":"2007-12-18T20:01:08Z","timestamp":1198008068000},"page":"151-156","source":"Crossref","is-referenced-by-count":2,"title":["An efficient heterogeneous reconfigurable functional unit for an adaptive dynamic extensible processor"],"prefix":"10.1109","author":[{"family":"Arash Mehdizadeh","sequence":"first","affiliation":[]},{"family":"Behnam Ghavami","sequence":"additional","affiliation":[]},{"family":"Morteza Saheb Zamani","sequence":"additional","affiliation":[]},{"family":"Hossein Pedram","sequence":"additional","affiliation":[]},{"family":"Farhad Mehdipour","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/508352.508353"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/IWRSP.2000.855217"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2004.104"},{"year":"0","key":"ref13"},{"year":"0","key":"ref14"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2004.5"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.1997.624608"},{"key":"ref3","article-title":"A General Overview of an Adaptive Dynamic Extensible Procesor","author":"noori","year":"0","journal-title":"Proc of Workshop on Introspective Architecture"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.818292"},{"key":"ref5","first-page":"141","article-title":"The effect of reconfigurable units in superscalar processors","author":"carrillo","year":"2002","journal-title":"Proceedings of the 2001 ACM\/SIGDA FPGA"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-4417-3_3"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2004.1269063"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2006.311313"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.1997.624600"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/43.898830"}],"event":{"name":"2007 IFIP International Conference on Very Large Scale Integration","start":{"date-parts":[[2007,10,15]]},"location":"Atlanta, GA, USA","end":{"date-parts":[[2007,10,17]]}},"container-title":["2007 IFIP International Conference on Very Large Scale Integration"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4402461\/4402462\/04402489.pdf?arnumber=4402489","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,16]],"date-time":"2017-03-16T19:40:27Z","timestamp":1489693227000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4402489\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007,10]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/vlsisoc.2007.4402489","relation":{},"subject":[],"published":{"date-parts":[[2007,10]]}}}