{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,31]],"date-time":"2025-10-31T22:36:41Z","timestamp":1761950201304,"version":"build-2065373602"},"reference-count":10,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2007,10]]},"DOI":"10.1109\/vlsisoc.2007.4402501","type":"proceedings-article","created":{"date-parts":[[2007,12,18]],"date-time":"2007-12-18T20:01:08Z","timestamp":1198008068000},"page":"218-223","source":"Crossref","is-referenced-by-count":4,"title":["Impact of hardware emulation on the verification quality improvement"],"prefix":"10.1109","author":[{"family":"Youssef Serrestou","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Vincent","family":"Beroulle","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chantal","family":"Robach","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","article-title":"IP validation using genetic algorithm guided by mutation testing","author":"serrestou","year":"2006","journal-title":"DCIS'06 XXI Conference on Design of Circuits and Integrated Systems"},{"key":"ref3","first-page":"45","article-title":"Mutation 2000: Uniting the Orthogonal","author":"offutt","year":"2000","journal-title":"Mutation 2000 Mutation Testing in the Twentieth and the Twenty First Centuries"},{"volume":"4 6","year":"2007","journal-title":"Virtex-II Pro and Virtex-II Pro X Platform FPGAs Complete Data Sheet","key":"ref10"},{"doi-asserted-by":"publisher","key":"ref6","DOI":"10.1002\/(SICI)1099-1689(199709)7:3<165::AID-STVR143>3.0.CO;2-U"},{"key":"ref5","article-title":"How to improve a set of design validation data&#x201D;, DDECS'06","author":"serrestou","year":"2006","journal-title":"Proceedings of IEEE Workshop on Design and Diagnostics of Electronic Circuits and Systems"},{"doi-asserted-by":"publisher","key":"ref8","DOI":"10.1109\/ETS.2006.24"},{"doi-asserted-by":"publisher","key":"ref7","DOI":"10.1109\/TNS.2006.889115"},{"doi-asserted-by":"publisher","key":"ref2","DOI":"10.1109\/32.92910"},{"key":"ref9","article-title":"Sequential Circuit Fault Simulation Using Logic Emulation","volume":"17","author":"hwang","year":"1998","journal-title":"IEEE Trans Computer -Aided Des Integr Circuits Syst"},{"key":"ref1","first-page":"885","article-title":"From specification validation to hardware testing: A unified method","author":"alhayek","year":"1996","journal-title":"Int'l Test Conference"}],"event":{"name":"2007 IFIP International Conference on Very Large Scale Integration","start":{"date-parts":[[2007,10,15]]},"location":"Atlanta, GA, USA","end":{"date-parts":[[2007,10,17]]}},"container-title":["2007 IFIP International Conference on Very Large Scale Integration"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4402461\/4402462\/04402501.pdf?arnumber=4402501","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,16]],"date-time":"2017-03-16T19:25:45Z","timestamp":1489692345000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4402501\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007,10]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/vlsisoc.2007.4402501","relation":{},"subject":[],"published":{"date-parts":[[2007,10]]}}}