{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T15:54:03Z","timestamp":1730303643759,"version":"3.28.0"},"reference-count":15,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2007,10]]},"DOI":"10.1109\/vlsisoc.2007.4402508","type":"proceedings-article","created":{"date-parts":[[2007,12,18]],"date-time":"2007-12-18T20:01:08Z","timestamp":1198008068000},"page":"258-263","source":"Crossref","is-referenced-by-count":3,"title":["Low power on-chip thermal sensors based on wires"],"prefix":"10.1109","author":[{"given":"Basab","family":"Datta","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wayne P.","family":"Burleson","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","article-title":"A time-to-digital converter based CMOS smart temperature sensor","author":"chen","year":"2005","journal-title":"Proc JSSC"},{"year":"2003","key":"ref11","article-title":"Digital Integrated Circuits"},{"key":"ref12","article-title":"Sensing temperature in CMOS circuits for thermal testing","author":"syal","year":"2004","journal-title":"Proc 22nd IEEE VTS"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.1999.777354"},{"key":"ref14","article-title":"A delay line based CMOS time digitizer IC with 13ps single-shot resolution","author":"jansson","year":"2005","journal-title":"ISCAS"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1088\/0026-1394\/41\/1\/004"},{"key":"ref4","first-page":"525","article-title":"Thermal scaling analysis of multilevel Cu\/Low-k interconnect structures in deep nanometer scale technologies","author":"im","year":"2005","journal-title":"Proc VLSI Multilevel Interconnect Conference"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2001.968596"},{"key":"ref6","first-page":"567","article-title":"On thermal effects in deep sub-micron VLSI interconnects","author":"banerjee","year":"1999","journal-title":"Proc DAC"},{"key":"ref5","first-page":"727","article-title":"Full chip thermal analysis of planar (2-D) and vertically integrated (3-D) high performance ICs","author":"im","year":"2000","journal-title":"Tech Digest IEDM"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2001.929762"},{"key":"ref7","first-page":"338","article-title":"Parameter variation and impact on circuits and microarchitecture","author":"borkar","year":"2003","journal-title":"Proc DAC"},{"key":"ref2","article-title":"Modeling and analysis of non-uniform substrate temperature effects on global ULSI interconnects","volume":"24","author":"ajami","year":"2005","journal-title":"IEEE Trans CAD-ICS"},{"key":"ref1","first-page":"732","article-title":"Reducing power in high performance microprocessors","author":"baez","year":"1998","journal-title":"Proc Design Automation Conf"},{"journal-title":"Predictive Technology Model","year":"0","key":"ref9"}],"event":{"name":"2007 IFIP International Conference on Very Large Scale Integration","start":{"date-parts":[[2007,10,15]]},"location":"Atlanta, GA, USA","end":{"date-parts":[[2007,10,17]]}},"container-title":["2007 IFIP International Conference on Very Large Scale Integration"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4402461\/4402462\/04402508.pdf?arnumber=4402508","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,16]],"date-time":"2017-03-16T15:09:11Z","timestamp":1489676951000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4402508\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007,10]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/vlsisoc.2007.4402508","relation":{},"subject":[],"published":{"date-parts":[[2007,10]]}}}