{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T00:13:35Z","timestamp":1729642415109,"version":"3.28.0"},"reference-count":14,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2007,10]]},"DOI":"10.1109\/vlsisoc.2007.4402509","type":"proceedings-article","created":{"date-parts":[[2007,12,18]],"date-time":"2007-12-18T20:01:08Z","timestamp":1198008068000},"page":"264-269","source":"Crossref","is-referenced-by-count":1,"title":["A low-power CAM using a 12-transistor design cell"],"prefix":"10.1109","author":[{"given":"Saleh","family":"Abdel-Hafeez","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shadi M","family":"Harb","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"William R.","family":"Eisenstadt","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2003.1562568"},{"article-title":"System and method for efficiently implementing double data rate memory architecture","year":"2002","author":"abdel-hafeez","key":"ref11"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/.2005.1469239"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.859030"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/4.753687"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/4.34085"},{"key":"ref3","doi-asserted-by":"crossref","first-page":"69","DOI":"10.1049\/ip-cds:19951443","article-title":"High-throughput data compresser designs using content addressable memory","volume":"142","year":"1995","journal-title":"IEE Proc Circuits Devices and Syst"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/MMICA.1999.833611"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/4.924858"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1996.542304"},{"key":"ref7","first-page":"319","article-title":"Design for low-power, low-cost, and high reliability precomputation-based content-addreessable memory","volume":"2","author":"lin","year":"2002","journal-title":"Circuits and Systmes 2002 APCCAS '02 2002 Asia-Pacific Conference on"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/78.134438"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/INFCOM.1991.147548"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ASIC.2001.954697"}],"event":{"name":"2007 IFIP International Conference on Very Large Scale Integration","start":{"date-parts":[[2007,10,15]]},"location":"Atlanta, GA, USA","end":{"date-parts":[[2007,10,17]]}},"container-title":["2007 IFIP International Conference on Very Large Scale Integration"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4402461\/4402462\/04402509.pdf?arnumber=4402509","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,18]],"date-time":"2017-06-18T02:17:38Z","timestamp":1497752258000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4402509\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007,10]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/vlsisoc.2007.4402509","relation":{},"subject":[],"published":{"date-parts":[[2007,10]]}}}