{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,27]],"date-time":"2025-10-27T15:56:07Z","timestamp":1761580567266,"version":"3.28.0"},"reference-count":27,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2007,10]]},"DOI":"10.1109\/vlsisoc.2007.4402510","type":"proceedings-article","created":{"date-parts":[[2007,12,18]],"date-time":"2007-12-18T15:01:08Z","timestamp":1197990068000},"page":"270-275","source":"Crossref","is-referenced-by-count":17,"title":["Improvement of dual rail logic as a countermeasure against DPA"],"prefix":"10.1109","author":[{"given":"A.","family":"Razafindraibe","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.","family":"Robert","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"P.","family":"Maurine","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","article-title":"A dynamic current mode logic to counteract power analysis attacks","author":"mace","year":"2004","journal-title":"DCIS’04 19th International Conference on Design of Circuits and Integrated Systems (DCIS'04)"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2002.804088"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/4.293109"},{"article-title":"Operation and Modeling of the Mos Transistor","year":"1999","author":"tsividis","key":"ref13"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/4.52187"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4757-3385-3"},{"key":"ref16","article-title":"Asynchronous Dual rail Cells to Secure Cryptosystem against Side Channel Attacks","author":"razafindraibe","year":"0","journal-title":"SAME'2005"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2002.1004593"},{"key":"ref18","first-page":"181","article-title":"Static Implementation of QDI Asynchronous Primitives","author":"maurine","year":"2003","journal-title":"13th International Workshop on Power and Timing Modeling Optimization and Simulation 2003 (PATMOS'03)"},{"key":"ref19","first-page":"23","article-title":"Collapsing the Transistor Chain to an Effective Single Equivalent Transistor","author":"chaterzigeorgiou","year":"1998","journal-title":"Design Automation and Test in Europe 1998 (DATE-98)"},{"key":"ref4","article-title":"CMOS Structures Suitable for Secure Hardware","author":"guilley","year":"2004","journal-title":"2004 Design Automation and Test in Europe Conf and Exposition (DATE 2004)"},{"journal-title":"IEEE International Conference on Integrated Circuit Design and Technology 2006 ICICDT 06 2006","article-title":"Evaluation of the robustness of dual rail logic against DPA","year":"2006","key":"ref27"},{"key":"ref3","doi-asserted-by":"crossref","first-page":"449","DOI":"10.1109\/TC.2005.61","article-title":"Design and Analysis of Dual-Rail Circuits for Security Applications","volume":"54","author":"bystrov","year":"2005","journal-title":"IEEE Trans on Computers"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.124"},{"key":"ref5","doi-asserted-by":"crossref","first-page":"137","DOI":"10.1007\/978-3-540-45238-6_12","article-title":"Security Evaluation of Asynchronous Circuits","author":"fournier","year":"2003","journal-title":"Cryptographic Hardware and Embedded Systems Workshop (CHES 2000)"},{"key":"ref8","first-page":"125","article-title":"Securing Encryption Algorithms against DPA at the Logic Level: Next Generation Smart Card Technology","author":"tiri","year":"2003","journal-title":"Proc CHES 2003 LNCS 2779"},{"key":"ref7","article-title":"Secure structures for secure asynchronous QDI circuits","author":"razafindraibe","year":"2004","journal-title":"DCIS’04 19th International Conference on Design of Circuits and Integrated Systems (DCIS'04)"},{"key":"ref2","article-title":"Random Switching Logic: A Countermeasure against DPA based on Transition Probability","author":"suzuki","year":"0","journal-title":"Cryptology ePrint Archive Report"},{"key":"ref9","article-title":"A VLSI Design Flow for Secure Side-Channel Attack Resistant ICs” 2005 Design","author":"tiri","year":"2005","journal-title":"Design Automation and Test in Europe Conference and Exposition (DATE 2005)"},{"key":"ref1","first-page":"388","article-title":"Differential power analysis”. CRYPTO 99, Lecture Notes in Comp","volume":"1666","author":"kocher","year":"0","journal-title":"Science"},{"year":"0","key":"ref20"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2005.18"},{"key":"ref21","first-page":"357","article-title":"Electrical Design of Dynamic and Static Speed Independent CMOS Circuits from Signal Transistion Graphs","author":"piguet","year":"1998","journal-title":"International Workshop on Power and Timing Modeling Optimization and Simulation (PATMOS)"},{"year":"1998","key":"ref24","article-title":"Eldo User's Manual"},{"key":"ref23","article-title":"Data Encryption Standard","volume":"46","year":"1977","journal-title":"Federal Information Processing Standards Publication"},{"key":"ref26","first-page":"753","article-title":"Security as a new dimension in embedded system design","author":"kocher","year":"0","journal-title":"Proceedings of the 41st Annual Design Automation Conference (DAC 2004)"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/43.41504"}],"event":{"name":"2007 IFIP International Conference on Very Large Scale Integration","start":{"date-parts":[[2007,10,15]]},"location":"Atlanta, GA, USA","end":{"date-parts":[[2007,10,17]]}},"container-title":["2007 IFIP International Conference on Very Large Scale Integration"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4402461\/4402462\/04402510.pdf?arnumber=4402510","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,5]],"date-time":"2019-05-05T22:17:40Z","timestamp":1557094660000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4402510\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007,10]]},"references-count":27,"URL":"https:\/\/doi.org\/10.1109\/vlsisoc.2007.4402510","relation":{},"subject":[],"published":{"date-parts":[[2007,10]]}}}