{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T06:09:17Z","timestamp":1729663757479,"version":"3.28.0"},"reference-count":18,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,9]]},"DOI":"10.1109\/vlsisoc.2010.5642611","type":"proceedings-article","created":{"date-parts":[[2010,11,30]],"date-time":"2010-11-30T16:36:29Z","timestamp":1291134989000},"page":"119-124","source":"Crossref","is-referenced-by-count":0,"title":["An improved RNS generator 2&lt;sup&gt;n&lt;\/sup&gt; &amp;#x00B1; k based on threshold logic"],"prefix":"10.1109","author":[{"given":"Hector","family":"Pettenghi","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ricardo","family":"Chaves","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Leonel","family":"Sousa","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Maria J.","family":"Avedillo","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","first-page":"158","article-title":"Efficient VLSI implementation of modulo $(2{\\rm n}\\pm 1)$ addition and multiplication","author":"zimmermann","year":"1999","journal-title":"Proc 14th Int Symp Computer Architecture"},{"doi-asserted-by":"publisher","key":"ref11","DOI":"10.1109\/82.559370"},{"key":"ref12","first-page":"188","article-title":"New reverse converters for the moduli set $\\{2^{\\rm n}-3,2^{\\rm n}-1,2^{\\rm n}+1,2^{\\rm n}+3\\}$","author":"mohan","year":"2004","journal-title":"Int Conf on Signal Proc & Communications"},{"key":"ref13","doi-asserted-by":"crossref","first-page":"210","DOI":"10.1109\/DSD.2004.1333279","article-title":"$\\{2^{{\\rm n}+1},2^{({\\rm n+k})},2^{{\\rm n}-1}\\}$: A New RNS Moduli Set Extention","author":"chaves","year":"2004","journal-title":"Proceedings of the Euromicro symposium on digital systems design Architectures methods and tools"},{"doi-asserted-by":"publisher","key":"ref14","DOI":"10.1109\/12.250610"},{"doi-asserted-by":"publisher","key":"ref15","DOI":"10.1109\/72.728356"},{"doi-asserted-by":"publisher","key":"ref16","DOI":"10.1109\/MWSCAS.2003.1562563"},{"key":"ref17","doi-asserted-by":"crossref","first-page":"15","DOI":"10.1016\/0165-6074(87)90113-X","article-title":"Residue arithmetic for a fault-tolerant multiplier: The choice of the best triple of bases","volume":"20","author":"piuri","year":"1988","journal-title":"Microproc and Microprogr"},{"key":"ref18","first-page":"52","article-title":"$\\beta$-driven threshold elements","author":"varshavsky","year":"1998","journal-title":"Proc GLSVLSJ'98"},{"doi-asserted-by":"publisher","key":"ref4","DOI":"10.1109\/MWSCAS.2000.951658"},{"doi-asserted-by":"publisher","key":"ref3","DOI":"10.1109\/MWSCAS.2000.951651"},{"key":"ref6","first-page":"472","article-title":"Fast RNS FPL-Based Communications Receiver Design and Implementation","author":"ramirez","year":"2002","journal-title":"Proc 12th Int Conf Field Programmable Logic"},{"doi-asserted-by":"publisher","key":"ref5","DOI":"10.1109\/RFTS.1991.212959"},{"year":"1986","author":"soderstrand","journal-title":"Residue Number System Arithmetic Modern Applications in Digital Signal Processing","key":"ref8"},{"doi-asserted-by":"publisher","key":"ref7","DOI":"10.1109\/TC.2004.2"},{"doi-asserted-by":"publisher","key":"ref2","DOI":"10.1109\/TEC.1959.5219515"},{"year":"1967","author":"szabo","journal-title":"Residue Arithmetic and its Applications to Computer Technology","key":"ref1"},{"doi-asserted-by":"publisher","key":"ref9","DOI":"10.1109\/31.14466"}],"event":{"name":"2010 18th IEEE\/IFIP International Conference on VLSI and System-on-Chip (VLSI-SoC)","start":{"date-parts":[[2010,9,27]]},"location":"Madrid, Spain","end":{"date-parts":[[2010,9,29]]}},"container-title":["2010 18th IEEE\/IFIP International Conference on VLSI and System-on-Chip"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5629484\/5642591\/05642611.pdf?arnumber=5642611","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,19]],"date-time":"2017-06-19T12:42:37Z","timestamp":1497876157000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5642611\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,9]]},"references-count":18,"URL":"https:\/\/doi.org\/10.1109\/vlsisoc.2010.5642611","relation":{},"subject":[],"published":{"date-parts":[[2010,9]]}}}