{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,1]],"date-time":"2025-05-01T02:05:31Z","timestamp":1746065131681},"reference-count":11,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,9]]},"DOI":"10.1109\/vlsisoc.2010.5642616","type":"proceedings-article","created":{"date-parts":[[2010,11,30]],"date-time":"2010-11-30T16:36:29Z","timestamp":1291134989000},"page":"85-90","source":"Crossref","is-referenced-by-count":2,"title":["Reduction of process variation effect on FPGAs using multiple configurations"],"prefix":"10.1109","author":[{"given":"Delasa","family":"Aghamirzaie","sequence":"first","affiliation":[]},{"given":"Seyyed Ahmad","family":"Razavi","sequence":"additional","affiliation":[]},{"given":"Morteza","family":"Saheb Zamani","sequence":"additional","affiliation":[]},{"given":"Mahdi","family":"Nabiyouni","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/1216919.1216930"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2006.92"},{"key":"ref10","article-title":"VARIUS: A Model of Parameter Variation and Resulting Timing Errors for Microarchitects","author":"teodorescu","year":"2008","journal-title":"IEEE Transactions on Semiconductor Manufacturing"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISSM.2003.1243278"},{"year":"0","key":"ref11"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2007.907047"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2006.311192"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2006.311193"},{"journal-title":"International Technology Roadmap for Semiconductors","year":"2006","key":"ref2"},{"key":"ref9","first-page":"213","article-title":"VPR: A new packing, placement and routing tool for FPGA research","author":"betz","year":"1997","journal-title":"Proc FPL 97"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/1331897.1331899"}],"event":{"name":"2010 18th IEEE\/IFIP International Conference on VLSI and System-on-Chip (VLSI-SoC)","start":{"date-parts":[[2010,9,27]]},"location":"Madrid, Spain","end":{"date-parts":[[2010,9,29]]}},"container-title":["2010 18th IEEE\/IFIP International Conference on VLSI and System-on-Chip"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5629484\/5642591\/05642616.pdf?arnumber=5642616","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T04:44:08Z","timestamp":1490071448000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5642616\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,9]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/vlsisoc.2010.5642616","relation":{},"subject":[],"published":{"date-parts":[[2010,9]]}}}