{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T04:19:13Z","timestamp":1725509953996},"reference-count":18,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,9]]},"DOI":"10.1109\/vlsisoc.2010.5642620","type":"proceedings-article","created":{"date-parts":[[2010,11,30]],"date-time":"2010-11-30T21:36:29Z","timestamp":1291152989000},"page":"61-66","source":"Crossref","is-referenced-by-count":3,"title":["Model checking on TLM-2.0 IPs through automatic TLM-to-RTL synthesis"],"prefix":"10.1109","author":[{"given":"Nicola","family":"Bombieri","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Franco","family":"Fummi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Valerio","family":"Guarnieri","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2007.48"},{"journal-title":"Property specification language Reference manual","year":"2004","key":"ref11"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/1391469.1391706"},{"key":"ref13","first-page":"139","article-title":"A formalism for functionality preserving system level transformations","author":"abdi","year":"2005","journal-title":"Proc ACM\/IEEE ASP-DAC"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/MEMCOD.2005.1487900"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ACSD.2005.23"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2006.244076"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.112"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.61"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/1016720.1016742"},{"journal-title":"Using Transactional Level Models in a SoC Design Flows","year":"2003","author":"ghenassia","key":"ref3"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/1367045.1367056"},{"key":"ref5","article-title":"OCP methodology guideline","author":"kogel","year":"2005","journal-title":"OCP TLM for Architectural Modeling"},{"journal-title":"OSCI TLM-2 0 Language Reference Manual Open SystemC Organization Initiative","year":"2009","key":"ref8"},{"year":"2009","key":"ref7"},{"key":"ref2","first-page":"19","article-title":"Transaction Level Modeling: An Overview","author":"cai","year":"2003","journal-title":"ACM\/IEEE CODES+ISSS"},{"journal-title":"ESL Design and Verification A Prescription for Electronic System Level Methodology","year":"2007","author":"bailey","key":"ref1"},{"key":"ref9","first-page":"894","article-title":"Interactive presentation: Implementation of a transaction level assertion framework in SystemC","author":"ecker","year":"2007","journal-title":"Proc of ACM\/IEEE DATE"}],"event":{"name":"2010 18th IEEE\/IFIP International Conference on VLSI and System-on-Chip (VLSI-SoC)","start":{"date-parts":[[2010,9,27]]},"location":"Madrid, Spain","end":{"date-parts":[[2010,9,29]]}},"container-title":["2010 18th IEEE\/IFIP International Conference on VLSI and System-on-Chip"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5629484\/5642591\/05642620.pdf?arnumber=5642620","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T10:42:08Z","timestamp":1490092928000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5642620\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,9]]},"references-count":18,"URL":"https:\/\/doi.org\/10.1109\/vlsisoc.2010.5642620","relation":{},"subject":[],"published":{"date-parts":[[2010,9]]}}}