{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T21:08:57Z","timestamp":1725656937953},"reference-count":18,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,9]]},"DOI":"10.1109\/vlsisoc.2010.5642622","type":"proceedings-article","created":{"date-parts":[[2010,11,30]],"date-time":"2010-11-30T21:36:29Z","timestamp":1291152989000},"page":"49-54","source":"Crossref","is-referenced-by-count":2,"title":["SoCGuard: A runtime verification solution for the functional correctness of SoCs"],"prefix":"10.1109","author":[{"given":"Rawan","family":"Abdel-Khalek","sequence":"first","affiliation":[]},{"given":"Valeria","family":"Bertacco","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/1629911.1629969"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1999.809458"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2009.5090748"},{"key":"ref13","article-title":"Shielding against design flaws with field repairable control logic","author":"wagner","year":"2006","journal-title":"DAC"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2007.19"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2007.364684"},{"key":"ref16","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4613-2821-6","author":"brayton","year":"1984","journal-title":"Logic Minimization Algorithms for VLSI Synthesis"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/WWC.2001.990739"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2003.1240210"},{"key":"ref4","doi-asserted-by":"crossref","DOI":"10.1145\/309847.310001","article-title":"A methodology for the verification of a “system on chip","author":"geist","year":"1999","journal-title":"DAC"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ICVD.2005.37"},{"key":"ref6","article-title":"System-on-chip verification process using uml","author":"zhu","year":"2004","journal-title":"UML Satellite Activities"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/HLDVT.2000.889554"},{"key":"ref8","article-title":"Practical approaches to SoC verification","author":"mosenson","year":"2000","journal-title":"Proceedings of DATE User Forum"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ASIC.1999.806467"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.923092"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/HLDVT.2002.1224444"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/MTV.2006.5"}],"event":{"name":"2010 18th IEEE\/IFIP International Conference on VLSI and System-on-Chip (VLSI-SoC)","start":{"date-parts":[[2010,9,27]]},"location":"Madrid, Spain","end":{"date-parts":[[2010,9,29]]}},"container-title":["2010 18th IEEE\/IFIP International Conference on VLSI and System-on-Chip"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5629484\/5642591\/05642622.pdf?arnumber=5642622","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,6,4]],"date-time":"2023-06-04T09:54:07Z","timestamp":1685872447000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5642622\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,9]]},"references-count":18,"URL":"https:\/\/doi.org\/10.1109\/vlsisoc.2010.5642622","relation":{},"subject":[],"published":{"date-parts":[[2010,9]]}}}