{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T08:24:17Z","timestamp":1725697457827},"reference-count":21,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,9]]},"DOI":"10.1109\/vlsisoc.2010.5642623","type":"proceedings-article","created":{"date-parts":[[2010,11,30]],"date-time":"2010-11-30T16:36:29Z","timestamp":1291134989000},"page":"55-60","source":"Crossref","is-referenced-by-count":2,"title":["Enhancing post-silicon processor debug with Incremental Cache state Dumping"],"prefix":"10.1109","author":[{"given":"Preeti Ranjan","family":"Panda","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Anant","family":"Vishnoi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.","family":"Balakrishnan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/1629911.1629952"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/MP.2005.1405795"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/43.811316"},{"key":"ref13","article-title":"Trace signal selection for visibility enhancement in post-silicon validation","author":"liu","year":"2009","journal-title":"DATE"},{"key":"ref14","article-title":"Compressing Cache State for Post-Silicon Processor Debug","author":"panda","year":"0","journal-title":"IEEE Transactions on Computers"},{"key":"ref15","doi-asserted-by":"crossref","first-page":"373","DOI":"10.1145\/1391469.1391569","article-title":"ifra: instruction footprint recording and analysis for post-silicon bug localization in processors","author":"sung-boem park","year":"2008","journal-title":"2008 45th ACM\/IEEE Design Automation Conference DAC"},{"key":"ref16","article-title":"ReVive: Cost-Effective Architectural Support for Rollback Recovery in Shared-Memory Multi-processors","author":"prvulovic","year":"2002","journal-title":"ISCA"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2002.1003792"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2009.5090659"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/1629911.1630007"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2002.998312"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2005.38"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2009.2023198"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/268806.268810"},{"key":"ref8","article-title":"CacheCompress: a novel approach for test data compression with cache for IP embedded cores","author":"fang","year":"2007","journal-title":"ICCAD"},{"journal-title":"Dinero IV Trace-Driven Uniprocessor Cache Simulator","year":"0","author":"edler","key":"ref7"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2007.364595"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2004.1310776"},{"key":"ref9","article-title":"Automated trace signals identification and state restoration for improving observability in post-silicon validation","author":"ko","year":"2008","journal-title":"DATE"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2010.5419883"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/1084834.1084861"}],"event":{"name":"2010 18th IEEE\/IFIP International Conference on VLSI and System-on-Chip (VLSI-SoC)","start":{"date-parts":[[2010,9,27]]},"location":"Madrid, Spain","end":{"date-parts":[[2010,9,29]]}},"container-title":["2010 18th IEEE\/IFIP International Conference on VLSI and System-on-Chip"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5629484\/5642591\/05642623.pdf?arnumber=5642623","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,19]],"date-time":"2017-06-19T12:42:38Z","timestamp":1497876158000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5642623\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,9]]},"references-count":21,"URL":"https:\/\/doi.org\/10.1109\/vlsisoc.2010.5642623","relation":{},"subject":[],"published":{"date-parts":[[2010,9]]}}}