{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,30]],"date-time":"2025-10-30T11:22:35Z","timestamp":1761823355000,"version":"3.28.0"},"reference-count":12,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,9]]},"DOI":"10.1109\/vlsisoc.2010.5642629","type":"proceedings-article","created":{"date-parts":[[2010,11,30]],"date-time":"2010-11-30T21:36:29Z","timestamp":1291152989000},"page":"19-24","source":"Crossref","is-referenced-by-count":4,"title":["TM-FAR: Turn-Model based Fully Adaptive Routing for Networks on Chip"],"prefix":"10.1109","author":[{"family":"Wen-Chung Tsai","sequence":"first","affiliation":[]},{"family":"Kuo-Chih Chu","sequence":"additional","affiliation":[]},{"family":"Sao-Jie Chen","sequence":"additional","affiliation":[]},{"family":"Yu-Hen Hu","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/NANONET.2006.346214"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1995.524561"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/169627.169835"},{"key":"ref10","doi-asserted-by":"crossref","first-page":"1154","DOI":"10.1109\/TC.2003.1228511","article-title":"A Fault-Tolerant and Deadlock-Free Routing Protocol in 2D Meshes Based on Odd-Even Turn Model","volume":"52","author":"wu","year":"2003","journal-title":"IEEE Trans Computers"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1155\/2007\/68432"},{"key":"ref11","first-page":"441","article-title":"A Reconfigurable Routing Algorithm for a Fault-tolerant 2D-Mesh Network-on-Chip","author":"zhen","year":"2008","journal-title":"Proc of the 45th Design Automation Conference"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/185675.185682"},{"key":"ref12","doi-asserted-by":"crossref","first-page":"2919","DOI":"10.1109\/TCAD.2006.882474","article-title":"System-Level Buffer Allocation for Application-Specific Networks-on-Chip Router Design","volume":"25","author":"jingcao","year":"2006","journal-title":"IEEE Trans Computer-Aided Design of Integrated Circuits and Systems"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1155\/1995\/49382"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/1132952.1132953"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/71.877831"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/2.976921"}],"event":{"name":"2010 18th IEEE\/IFIP International Conference on VLSI and System-on-Chip (VLSI-SoC)","start":{"date-parts":[[2010,9,27]]},"location":"Madrid, Spain","end":{"date-parts":[[2010,9,29]]}},"container-title":["2010 18th IEEE\/IFIP International Conference on VLSI and System-on-Chip"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5629484\/5642591\/05642629.pdf?arnumber=5642629","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,19]],"date-time":"2017-06-19T16:42:39Z","timestamp":1497890559000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5642629\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,9]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/vlsisoc.2010.5642629","relation":{},"subject":[],"published":{"date-parts":[[2010,9]]}}}