{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,7,4]],"date-time":"2025-07-04T04:16:20Z","timestamp":1751602580509,"version":"3.28.0"},"reference-count":17,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,9]]},"DOI":"10.1109\/vlsisoc.2010.5642662","type":"proceedings-article","created":{"date-parts":[[2010,11,30]],"date-time":"2010-11-30T21:36:29Z","timestamp":1291152989000},"page":"213-218","source":"Crossref","is-referenced-by-count":3,"title":["A decimal squarer with efficient partial product generation"],"prefix":"10.1109","author":[{"family":"Kuan Jen Lin","sequence":"first","affiliation":[]},{"family":"Yu Chan Chiu","sequence":"additional","affiliation":[]},{"family":"Tzu-Hao Lin","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2007.1067"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/1366110.1366137"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2008.218"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/T-C.1971.223362"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/92.238424"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1049\/el:19980057"},{"key":"ref16","doi-asserted-by":"crossref","first-page":"909","DOI":"10.1109\/4.585298","article-title":"A Fast Parallel Squarer Based on Divide-and-Conquer","volume":"32","author":"jae-tack yoo","year":"1997","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref17","first-page":"250","volume":"50","author":"strollo","year":"2003","journal-title":"Booth Folding Encoding for High Performance Squarer Circuits"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.2003.1212858"},{"journal-title":"IEEE Standard for Floating-Point ArithmeticWorking Group of the Microprocessor Standards Subcommittee","year":"0","key":"ref3"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ARITH.2007.6"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ARITH.2005.15"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISPA.2008.89"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1049\/iet-cdt:20060160"},{"journal-title":"Decimal Arithmetic FAQ","year":"2007","key":"ref2"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ARITH.2003.1207666"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2005.129"}],"event":{"name":"2010 18th IEEE\/IFIP International Conference on VLSI and System-on-Chip (VLSI-SoC)","start":{"date-parts":[[2010,9,27]]},"location":"Madrid, Spain","end":{"date-parts":[[2010,9,29]]}},"container-title":["2010 18th IEEE\/IFIP International Conference on VLSI and System-on-Chip"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5629484\/5642591\/05642662.pdf?arnumber=5642662","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,19]],"date-time":"2017-06-19T16:42:37Z","timestamp":1497890557000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5642662\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,9]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/vlsisoc.2010.5642662","relation":{},"subject":[],"published":{"date-parts":[[2010,9]]}}}