{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,21]],"date-time":"2025-05-21T22:04:37Z","timestamp":1747865077720,"version":"3.28.0"},"reference-count":34,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,9]]},"DOI":"10.1109\/vlsisoc.2010.5642672","type":"proceedings-article","created":{"date-parts":[[2010,11,30]],"date-time":"2010-11-30T16:36:29Z","timestamp":1291134989000},"page":"270-275","source":"Crossref","is-referenced-by-count":5,"title":["Towards sustainable exascale computing"],"prefix":"10.1109","author":[{"given":"Roberto","family":"Gioiosa","sequence":"first","affiliation":[]}],"member":"263","reference":[{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2010.5416627"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1147\/rd.516.0639"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2004.1289290"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1147\/rd.494.0505"},{"article-title":"Programming massively parallel processors: a hands-on approach","year":"2010","author":"kirk","key":"ref34"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/SC.2002.10034"},{"key":"ref11","doi-asserted-by":"crossref","DOI":"10.1145\/173682.165164","article-title":"Transactional memory: architectural support for lock-free data structures","volume":"21","author":"herlihy","year":"1993","journal-title":"SIGARCH Comput Archit News"},{"key":"ref12","doi-asserted-by":"crossref","DOI":"10.1145\/167962.165874","article-title":"Charm+i-: a portable concurrent object oriented system based on c++","volume":"28","author":"kale","year":"1993","journal-title":"SIGPLAN Not"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/MCSE.2010.69"},{"journal-title":"Tech Rep EPA-2007","article-title":"Report to congress on server and data center energy efficiency","year":"2007","key":"ref14"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/1108956.1108957"},{"year":"2009","key":"ref16","article-title":"Intel 64 and ia-32 architectures software developers manual. volume 3a: Svstem programming guide, part 1"},{"year":"2007","key":"ref17","article-title":"Calculating memory system power for ddr 3"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/1006209.1006220"},{"year":"2009","key":"ref19","article-title":"Ad-vanced configuration and power interface specification revision 4.0"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2008.4536293"},{"year":"1997","key":"ref4","article-title":"Sandia National Laboratory - ASCI Red"},{"key":"ref27","doi-asserted-by":"crossref","first-page":"674","DOI":"10.1016\/j.jpdc.2005.06.016","article-title":"Performance characteristics of the multi-zone nas parallel benchmarks","volume":"66","author":"jin","year":"2006","journal-title":"Journal of Parallel and Distributed Computing"},{"year":"1985","key":"ref3","article-title":"The Cray-2 Computer System"},{"year":"2009","key":"ref6","article-title":"Petascale Computing on Jaguar"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/SC.2008.5217785"},{"key":"ref5","article-title":"Entering the petafiop era: the architecture and performance of roadrunner","author":"barker","year":"2008","journal-title":"SC Conference"},{"year":"0","key":"ref8","article-title":"Green500 supercomputing list"},{"year":"2010","key":"ref7","article-title":"The Blue Waters Project"},{"year":"0","key":"ref2","article-title":"Top500 supercomputing list"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/SC.2006.23"},{"key":"ref1","article-title":"Exascale computing study: Technology challenges in achieving exascale systems","author":"kogge","year":"2008","journal-title":"Tech Rep DARPA-2008-13"},{"key":"ref20","doi-asserted-by":"crossref","DOI":"10.1109\/HPCA.2006.1598120","article-title":"Dmaaware memory energy management","author":"pandey","year":"2006","journal-title":"High-Performance Computer Architecture International Symposium on"},{"key":"ref22","article-title":"A power-aware run-time system for high-performance computing","author":"hsu","year":"2005","journal-title":"SC ‘05 Proceedings of the 2005 ACMIIEEE conference on Supercomputing"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/1140103.1140281"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/1542275.1542340"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/SC.2006.11"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/SC.2005.57"},{"key":"ref25","article-title":"Improvement of power-performance efficiency for high-end computing","author":"ge","year":"2005","journal-title":"IPDPS'05 Proceedings of the 19th IEEE International Parallel and Distributed Processing Symposium (IPDPS'05) - Workshop 11"}],"event":{"name":"2010 18th IEEE\/IFIP International Conference on VLSI and System-on-Chip (VLSI-SoC)","start":{"date-parts":[[2010,9,27]]},"location":"Madrid, Spain","end":{"date-parts":[[2010,9,29]]}},"container-title":["2010 18th IEEE\/IFIP International Conference on VLSI and System-on-Chip"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5629484\/5642591\/05642672.pdf?arnumber=5642672","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,14]],"date-time":"2021-11-14T07:12:51Z","timestamp":1636873971000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5642672\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,9]]},"references-count":34,"URL":"https:\/\/doi.org\/10.1109\/vlsisoc.2010.5642672","relation":{},"subject":[],"published":{"date-parts":[[2010,9]]}}}