{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T19:58:13Z","timestamp":1729627093488,"version":"3.28.0"},"reference-count":14,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,9]]},"DOI":"10.1109\/vlsisoc.2010.5642680","type":"proceedings-article","created":{"date-parts":[[2010,11,30]],"date-time":"2010-11-30T16:36:29Z","timestamp":1291134989000},"page":"316-321","source":"Crossref","is-referenced-by-count":5,"title":["Hardware integrated quantization solution for improvement of computational H.264 encoder module"],"prefix":"10.1109","author":[{"given":"Ronaldo","family":"Husemann","sequence":"first","affiliation":[]},{"given":"Mariano","family":"Majolo","sequence":"additional","affiliation":[]},{"given":"Victor","family":"Guimaraes","sequence":"additional","affiliation":[]},{"given":"Altamiro","family":"Susin","sequence":"additional","affiliation":[]},{"given":"Valter","family":"Roesler","sequence":"additional","affiliation":[]},{"given":"Jose Valdeni","family":"Lima","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/RSP.2010.5656330"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/RSP.2010.5656330"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ICASSP.2005.1415610"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1007\/s11265-008-0163-0"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1590\/S0104-65002007000100004"},{"key":"ref4","first-page":"4","article-title":"Asic and FPGA implementations of H.264 DCT and quantization blocks","author":"shirani","year":"2005","journal-title":"IEEE International Conference on Image Processing"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/83.988952"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1002\/0470869615"},{"key":"ref5","first-page":"1141","article-title":"High Throughput 2-D Transform Architectures for H.264 Advanced Video Coders","author":"cheng","year":"2004","journal-title":"IEEE Asia Pacific Conf Circuits and Systems"},{"key":"ref8","first-page":"19","article-title":"Exploracao no Espaco de Projeto da Hadamard 4×4 Direta do Padrao de Compressao de Video H.264\/AVC;","volume":"9","author":"silva","year":"2006","journal-title":"Workshop Iberchip (IWS)"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.2008.4580152"},{"key":"ref2","doi-asserted-by":"crossref","first-page":"573","DOI":"10.1145\/1523103.1523218","article-title":"$4times 4$ 2-D DCT for H.264\/AVC","author":"prasoon","year":"2009","journal-title":"International Conference on Advances in Computing Communication and Control"},{"key":"ref1","first-page":"927","article-title":"Video Demystified","author":"keith","year":"2004"},{"key":"ref9","article-title":"An Efficient Hardware Architecture for H.264 Transform and Quantization Algorithms","volume":"8","author":"logashanmugam","year":"2008","journal-title":"IJCSNS"}],"event":{"name":"2010 18th IEEE\/IFIP International Conference on VLSI and System-on-Chip (VLSI-SoC)","start":{"date-parts":[[2010,9,27]]},"location":"Madrid, Spain","end":{"date-parts":[[2010,9,29]]}},"container-title":["2010 18th IEEE\/IFIP International Conference on VLSI and System-on-Chip"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5629484\/5642591\/05642680.pdf?arnumber=5642680","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,14]],"date-time":"2021-11-14T07:13:02Z","timestamp":1636873982000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5642680\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,9]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/vlsisoc.2010.5642680","relation":{},"subject":[],"published":{"date-parts":[[2010,9]]}}}