{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T02:37:32Z","timestamp":1729651052786,"version":"3.28.0"},"reference-count":13,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,9]]},"DOI":"10.1109\/vlsisoc.2010.5642682","type":"proceedings-article","created":{"date-parts":[[2010,11,30]],"date-time":"2010-11-30T21:36:29Z","timestamp":1291152989000},"page":"328-334","source":"Crossref","is-referenced-by-count":0,"title":["Output probability density functions of logic circuits: Modeling and fault-tolerance evaluation"],"prefix":"10.1109","author":[{"given":"Milos","family":"Stanisavljevic","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Alexandre","family":"Schmid","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yusuf","family":"Leblebici","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2008.07.002"},{"key":"ref11","first-page":"2771","article-title":"Fault-tolerance of robust feed-forward architecture using single-ended and differential deep-submicron circuits under massive defect density","author":"stanisavljevic","year":"2006","journal-title":"Proc International Joint Conference on Neural Networks (IJCNN)"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ETC.1989.36234"},{"journal-title":"Probability Random Variables and Stohastic Processes","year":"2002","author":"papoulis","key":"ref13"},{"key":"ref4","first-page":"133","article-title":"Nano, Quantum and Molecular Computing: Implications to High Level Design and Validation","author":"bahar","year":"2004","journal-title":"chapter A probabilistic-based design for nanoscale computation"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1002\/cphc.200600260"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.47"},{"key":"ref5","first-page":"43","author":"von neumann","year":"1956","journal-title":"Automata Studies chapter Probabilistic logic and the synthesis of reliable organisms from unreliable components"},{"key":"ref8","first-page":"395","article-title":"Towards accurate and efficient reliability modeling of nanoelectronic circuits","volume":"1","author":"taylor","year":"2006","journal-title":"Proc IEEE Conference on Nanotechnology (IEEE-NAND)"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2005.1594200"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2003.1220581"},{"key":"ref1","doi-asserted-by":"crossref","first-page":"2044","DOI":"10.1126\/science.293.5537.2044","article-title":"Limits on silicon nanoelectronics for terascale integration","volume":"293","author":"meindl","year":"2001","journal-title":"Science"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2009.2012530"}],"event":{"name":"2010 18th IEEE\/IFIP International Conference on VLSI and System-on-Chip (VLSI-SoC)","start":{"date-parts":[[2010,9,27]]},"location":"Madrid, Spain","end":{"date-parts":[[2010,9,29]]}},"container-title":["2010 18th IEEE\/IFIP International Conference on VLSI and System-on-Chip"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5629484\/5642591\/05642682.pdf?arnumber=5642682","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,19]],"date-time":"2017-06-19T16:42:36Z","timestamp":1497890556000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5642682\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,9]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/vlsisoc.2010.5642682","relation":{},"subject":[],"published":{"date-parts":[[2010,9]]}}}