{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,9,25]],"date-time":"2026-09-25T19:36:02Z","timestamp":1790364962251,"version":"4.1.0"},"reference-count":22,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,9]]},"DOI":"10.1109\/vlsisoc.2010.5642684","type":"proceedings-article","created":{"date-parts":[[2010,11,30]],"date-time":"2010-11-30T16:36:29Z","timestamp":1291134989000},"page":"341-346","source":"Crossref","is-referenced-by-count":5,"title":["SESAM extension for fast MPSoC architectural exploration and dynamic streaming applications"],"prefix":"10.1109","author":[{"given":"N.","family":"Ventroux","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"T.","family":"Sassolas","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"R.","family":"David","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"G.","family":"Blanc","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"A.","family":"Guerre","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"C.","family":"Bechara","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1007\/s11265-005-6648-1"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2006.16"},{"key":"ref12","article-title":"Configurable Heterogeneous MPSoC Architecture Exploration Using Abstraction Levels","author":"shen","year":"2009","journal-title":"IEEE\/IFIP International Symposium on Rapid System Prototyping"},{"key":"ref13","article-title":"An efficient TLM\/T modeling and simulation environment based on conservative parallel discrete event principles","author":"viaud","year":"2009","journal-title":"DATE"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2004.1269068"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2002.1047740"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/AICCSA.2010.5586945"},{"key":"ref17","year":"0"},{"key":"ref18","article-title":"Approximate-Timed Transaction Level Modeling for MPSoC Exploration: a Network-on-Chip Case Study","author":"guerre","year":"2009","journal-title":"Euromicro Conference on Digital System Design (DSD)"},{"key":"ref19","year":"0"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2006.44"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/CIT.2010.322"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/378993.379000"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2008.4681599"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/AHS.2008.17"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/EMPDP.2002.994207"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2008.129"},{"key":"ref1","article-title":"Multiprocessor Systems-on-Chips","author":"jerraya","year":"2005"},{"key":"ref9","first-page":"673","article-title":"ReSP: A non-intrusive Transaction-Level Reflective MPSoC Simulation Platform for design space exploration","author":"beltrarne","year":"2008","journal-title":"Proc Asia South Pacific Design Automation Conf (ASPDAC)"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ESTMED.2006.321282"},{"key":"ref22","article-title":"WCDMA Design Handbook","author":"richardson","year":"2006"},{"key":"ref21","article-title":"The semantics of a simple language for parallel programming","author":"kahn","year":"1974","journal-title":"Information Processing 74"}],"event":{"name":"2010 18th IEEE\/IFIP International Conference on VLSI and System-on-Chip (VLSI-SoC)","location":"Madrid, Spain","start":{"date-parts":[[2010,9,27]]},"end":{"date-parts":[[2010,9,29]]}},"container-title":["2010 18th IEEE\/IFIP International Conference on VLSI and System-on-Chip"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5629484\/5642591\/05642684.pdf?arnumber=5642684","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T07:31:28Z","timestamp":1490081488000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5642684\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,9]]},"references-count":22,"URL":"https:\/\/doi.org\/10.1109\/vlsisoc.2010.5642684","relation":{},"subject":[],"published":{"date-parts":[[2010,9]]}}}