{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,2]],"date-time":"2025-05-02T07:23:41Z","timestamp":1746170621462},"reference-count":16,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,9]]},"DOI":"10.1109\/vlsisoc.2010.5642686","type":"proceedings-article","created":{"date-parts":[[2010,11,30]],"date-time":"2010-11-30T16:36:29Z","timestamp":1291134989000},"page":"352-357","source":"Crossref","is-referenced-by-count":1,"title":["Temperature- and bus traffic- aware data placement in 3D-stacked cache"],"prefix":"10.1109","author":[{"family":"Seunghan Lee","sequence":"first","affiliation":[]},{"family":"Kyungsu Kang","sequence":"additional","affiliation":[]},{"family":"Chong-Min Kyung","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1093\/ietele\/e91-c.4.418"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/PCCC.2004.1394994"},{"key":"ref12","doi-asserted-by":"crossref","first-page":"2","DOI":"10.1145\/859618.859620","article-title":"Temperature-aware microarchitecture","author":"skadron","year":"2003","journal-title":"Computer Architecture 2003 Proceedings 30th Annual International Symposium on"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/1687399.1687506"},{"article-title":"Queueing systems, volume 1: theory","year":"1975","author":"kleinrock","key":"ref14"},{"key":"ref15","first-page":"53","article-title":"METHODS OF NONLINEAR 0–1. PROGRAMMING","author":"hansen","year":"1979"},{"key":"ref16","article-title":"Cacti 6.0: A tool to understand large caches","author":"muralimanohar","year":"2007","journal-title":"HP Research Report"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2009.105"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.15"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2009.5090876"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2006.1594714"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/CODESS.2004.240828"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/1594233.1594306"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.915429"},{"key":"ref1","first-page":"4","article-title":"Temperature-aware performance and power modeling","author":"liao","year":"2004","journal-title":"UCLA Los Angeles CA Tech Rep UCLA Eng"},{"key":"ref9","first-page":"455","article-title":"Managing Distributed, Shared L2 Caches through OS-Level Page Allocation","author":"sangyeun","year":"2006","journal-title":"The 39th Annual IEEE\/ACM International Symposium on Microarchitecture 2006"}],"event":{"name":"2010 18th IEEE\/IFIP International Conference on VLSI and System-on-Chip (VLSI-SoC)","start":{"date-parts":[[2010,9,27]]},"location":"Madrid, Spain","end":{"date-parts":[[2010,9,29]]}},"container-title":["2010 18th IEEE\/IFIP International Conference on VLSI and System-on-Chip"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5629484\/5642591\/05642686.pdf?arnumber=5642686","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,6,6]],"date-time":"2019-06-06T13:58:49Z","timestamp":1559829529000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5642686\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,9]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/vlsisoc.2010.5642686","relation":{},"subject":[],"published":{"date-parts":[[2010,9]]}}}