{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T05:49:15Z","timestamp":1729662555680,"version":"3.28.0"},"reference-count":22,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,9]]},"DOI":"10.1109\/vlsisoc.2010.5642697","type":"proceedings-article","created":{"date-parts":[[2010,11,30]],"date-time":"2010-11-30T21:36:29Z","timestamp":1291152989000},"page":"414-419","source":"Crossref","is-referenced-by-count":1,"title":["A design workflow for dynamically reconfigurable multi-FPGA systems"],"prefix":"10.1109","author":[{"given":"Alessandro","family":"Panel","sequence":"first","affiliation":[]},{"given":"Marco D.","family":"Santambrogio","sequence":"additional","affiliation":[]},{"given":"Francesco","family":"Redaelli","sequence":"additional","affiliation":[]},{"given":"Fabio","family":"Cancare","sequence":"additional","affiliation":[]},{"given":"Donatella","family":"Sciuto","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","article-title":"VLSI Physical Design Automation","author":"sadiq","year":"1999","journal-title":"Number 6 in Lecture Notes Series on Computing"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1006\/jpdc.1997.1404"},{"journal-title":"Spartan-3E FPGA Family Complete Data Sheet","article-title":"Xilinx, Inc","year":"2008","key":"ref12"},{"key":"ref13","first-page":"625","author":"babb","year":"2002","journal-title":"Logic emulation with virtual wires"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/43.640619"},{"journal-title":"The roles of FPGAs in reprogrammable systems","year":"1998","author":"hauck","key":"ref15"},{"key":"ref16","first-page":"175","article-title":"A linear-time heuristic for improving network partitions","author":"fiduccia","year":"1982","journal-title":"DAC ‘82 Proceedings of the 19th conference on Design automation"},{"key":"ref17","first-page":"119","article-title":"Experimental Evaluation of Mesh and Partial Crossbar Routing Architectures for Multi-FPGA Systems","author":"khalid","year":"1997","journal-title":"IFIP IWLAS97 Grenoble France"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/92.748202"},{"key":"ref19","article-title":"Partitioning and Placement for Multi-FPGA Systems Using Genetic Algorithms","volume":"1","author":"ji","year":"2000","journal-title":"Euromicro Conference 2000 Proceedings of the 26th"},{"key":"ref4","first-page":"522","article-title":"A Hierarchy-Driven FPGA Partitioning Method","author":"krupnova","year":"1997","journal-title":"Proceedings of the 34th Annual Conference on Design Automation Conference"},{"journal-title":"Routing architecture and layout synthesis for multi-FPGA systems","year":"1999","author":"khalid","key":"ref3"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-64359-1_669"},{"key":"ref5","volume":"0","author":"baraglia","year":"2001","journal-title":"A Parallel Compact Genetic Algorithm for Multi-FPGA Partitioning"},{"key":"ref8","doi-asserted-by":"crossref","first-page":"605","DOI":"10.1007\/3-540-44614-1_65","article-title":"Stream computations organized for reconfigurable execution (score)","author":"caspi","year":"2000","journal-title":"Proc of the The Roadmap to Reconfigurable Computing 10th International Workshop on Field-Programmable Logic and Application"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2007.370363"},{"key":"ref2","first-page":"33","article-title":"Organization of Computer Systems–The Fixed Plus Variable Structure Computer","author":"estrin","year":"1960","journal-title":"Proc Western Joint Computer Conf Western Joint Computer Conference"},{"journal-title":"XST User Guide","article-title":"Xilinx, Inc","year":"0","key":"ref9"},{"journal-title":"Multi-FPGA systems","year":"1995","author":"hauck","key":"ref1"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-48302-1_10"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/329458.329463"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1996.569862"}],"event":{"name":"2010 18th IEEE\/IFIP International Conference on VLSI and System-on-Chip (VLSI-SoC)","start":{"date-parts":[[2010,9,27]]},"location":"Madrid, Spain","end":{"date-parts":[[2010,9,29]]}},"container-title":["2010 18th IEEE\/IFIP International Conference on VLSI and System-on-Chip"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5629484\/5642591\/05642697.pdf?arnumber=5642697","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,19]],"date-time":"2017-06-19T16:42:36Z","timestamp":1497890556000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5642697\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,9]]},"references-count":22,"URL":"https:\/\/doi.org\/10.1109\/vlsisoc.2010.5642697","relation":{},"subject":[],"published":{"date-parts":[[2010,9]]}}}