{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T12:51:15Z","timestamp":1725540675780},"reference-count":17,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,9]]},"DOI":"10.1109\/vlsisoc.2010.5642698","type":"proceedings-article","created":{"date-parts":[[2010,11,30]],"date-time":"2010-11-30T16:36:29Z","timestamp":1291134989000},"page":"420-425","source":"Crossref","is-referenced-by-count":0,"title":["Fine-grained adaptive CMP cache sharing through access history exploitation"],"prefix":"10.1109","author":[{"family":"Chengmo Yang","sequence":"first","affiliation":[]},{"given":"Chun Jason","family":"Xue","sequence":"additional","affiliation":[]},{"given":"Alex","family":"Orailoglu","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"journal-title":"Extending the reach of microprocessors Column and curious caching","year":"1999","author":"chiou","key":"ref10"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.49"},{"key":"ref12","first-page":"1","article-title":"Comparative evaluation of multicore cache occupancy strategies","author":"su","year":"2007","journal-title":"ICPADS '07"},{"key":"ref13","doi-asserted-by":"crossref","first-page":"234","DOI":"10.1145\/1278480.1278537","article-title":"a self-tuning configurable cache","author":"gordon-ross","year":"2007","journal-title":"2007 44th ACM\/IEEE Design Automation Conference DAC"},{"key":"ref14","first-page":"330","article-title":"Mediabench: A tool for evaluating and synthesizing multimedia and communications systems","author":"lee","year":"1997","journal-title":"30th MICRO"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/2.982917"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2003.1238020"},{"key":"ref17","article-title":"CACTI 5.1","author":"thoziyoor","year":"2008","journal-title":"Tech Report"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.10"},{"key":"ref3","first-page":"264","article-title":"Cooperative caching for chip multiprocessors","author":"chang","year":"2006","journal-title":"33rd ISCA"},{"key":"ref6","first-page":"176","article-title":"Organizing the last line of defense before hitting the memory wall for CMPs","author":"liu","year":"2004","journal-title":"HPCA'04"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1023\/B:SUPE.0000014800.27383.8f"},{"key":"ref8","first-page":"22","article-title":"A cache-partitioning aware replacement policy for chip multiprocessors","author":"dybdahl","year":"2006","journal-title":"HiPC"},{"key":"ref7","first-page":"111","article-title":"Fair cache sharing and partitioning in a chip multiprocessor architecture","author":"kim","year":"2004","journal-title":"13th PACT"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2005.35"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1147\/rd.494.0505"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250671"}],"event":{"name":"2010 18th IEEE\/IFIP International Conference on VLSI and System-on-Chip (VLSI-SoC)","start":{"date-parts":[[2010,9,27]]},"location":"Madrid, Spain","end":{"date-parts":[[2010,9,29]]}},"container-title":["2010 18th IEEE\/IFIP International Conference on VLSI and System-on-Chip"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5629484\/5642591\/05642698.pdf?arnumber=5642698","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,19]],"date-time":"2017-06-19T12:42:38Z","timestamp":1497876158000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5642698\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,9]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/vlsisoc.2010.5642698","relation":{},"subject":[],"published":{"date-parts":[[2010,9]]}}}