{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,3]],"date-time":"2024-09-03T17:12:56Z","timestamp":1725383576854},"reference-count":17,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,10]]},"DOI":"10.1109\/vlsisoc.2011.6081595","type":"proceedings-article","created":{"date-parts":[[2011,11,21]],"date-time":"2011-11-21T16:42:27Z","timestamp":1321893747000},"page":"296-301","source":"Crossref","is-referenced-by-count":0,"title":["A fault-tolerant NoC using combined link sharing and partial fault link utilization scheme"],"prefix":"10.1109","author":[{"family":"Ying Fei Teh","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"ZhiLiang Qian","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Chi-Ying Tsui","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","article-title":"DyAD - smart routing for Network-on-Chip","author":"hu","year":"2004","journal-title":"ACM\/IEEE Design Automation Conference"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2008.26"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2009.5090667"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/SOCC.2009.5335685"},{"key":"ref14","first-page":"29","article-title":"Test Configurations for Diagnosing Faulty Links in NOC Switches","author":"raik","year":"2007","journal-title":"Test Symposium(ETS) 2007"},{"journal-title":"Noxim Network-on-chip simulator","year":"2008","author":"fazzino","key":"ref15"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2005.22"},{"journal-title":"Embedded System Synthesis Benchmarks Suite (E3S)","year":"0","author":"dick","key":"ref17"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2007.4341518"},{"key":"ref3","first-page":"21","article-title":"A highly resilent routing algorithm for fault-tolerant NoCs","author":"fick","year":"2009","journal-title":"Design Automation and Test in Europe"},{"key":"ref6","first-page":"72","article-title":"Fault-tolerant router with built-in self-test\/self-diagnosis and fault-isolation circuits for 2D-mesh based chip multiprocessor systems","author":"lin","year":"2009","journal-title":"Int Symp on VLSI Design Automation and Test (VLSI-DAT)"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2006.35"},{"key":"ref8","first-page":"841","article-title":"A link failure aware routing algorithm for Networks-on-Chip in nano technologies","author":"valinataj","year":"2009","journal-title":"IEEE Conference on Nanotechnology"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/1391469.1391584"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/DFT.2007.14"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/378239.379048"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ESTMED.2006.321278"}],"event":{"name":"2011 IEEE\/IFIP 19th International Conference on VLSI and System-on-Chip (VLSI-SoC)","start":{"date-parts":[[2011,10,3]]},"location":"Kowloon, Hong Kong","end":{"date-parts":[[2011,10,5]]}},"container-title":["2011 IEEE\/IFIP 19th International Conference on VLSI and System-on-Chip"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6069623\/6081592\/06081595.pdf?arnumber=6081595","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T13:28:48Z","timestamp":1490102928000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6081595\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,10]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/vlsisoc.2011.6081595","relation":{},"subject":[],"published":{"date-parts":[[2011,10]]}}}