{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T03:27:59Z","timestamp":1725593279611},"reference-count":13,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,10]]},"DOI":"10.1109\/vlsisoc.2011.6081620","type":"proceedings-article","created":{"date-parts":[[2011,11,21]],"date-time":"2011-11-21T16:42:27Z","timestamp":1321893747000},"page":"422-427","source":"Crossref","is-referenced-by-count":3,"title":["State space optimization within the DEVS model of computation for timing efficiency"],"prefix":"10.1109","author":[{"given":"H. Gregor","family":"Molter","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Andre","family":"Seffrin","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sorin A.","family":"Huss","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"year":"0","key":"ref10","article-title":"Xilinx University Program XUPV5-LX110T Development System"},{"year":"2009","key":"ref11","article-title":"Virtex-5 Family Overview (DS100, v5.0)"},{"year":"2010","key":"ref12","article-title":"CH7301C DVI Transmitter Device (Rev. 1.5)"},{"year":"2007","key":"ref13","article-title":"VESA and Industry Standards and Guidelines for Computer Display Monitor Timing (DMT) Version 1.0, Revision 11"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TASE.2009.2021352"},{"journal-title":"Theory of Modeling and Simulation","year":"2000","author":"zeigler","key":"ref3"},{"key":"ref6","article-title":"From UML Statecharts to DEVS State Machines using XML","author":"martin","year":"2007","journal-title":"IEEE\/ACM conference on Multi-paradigm Modeling and Simulation Nashville"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2009.5090903"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1007\/BFb0032002"},{"key":"ref7","article-title":"DEVS2VHDL: Automatic Transformation of XML-specified DEVS Model of Computation into Synthesizable VHDL Code","author":"molter","year":"2009","journal-title":"12th IEEE Forum on Specification and Design Languages (FDL 2009)"},{"key":"ref2","article-title":"A System Level Design Flow for Embedded Systems based on Model of Computation Mappings","author":"molter","year":"2009","journal-title":"4th IFAC Workshop on Discrete-event System Design"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1007\/978-90-481-8776-8_18"},{"year":"2011","key":"ref9","article-title":"Digital Visual Interface Revision 1.0"}],"event":{"name":"2011 IEEE\/IFIP 19th International Conference on VLSI and System-on-Chip (VLSI-SoC)","start":{"date-parts":[[2011,10,3]]},"location":"Kowloon, Hong Kong","end":{"date-parts":[[2011,10,5]]}},"container-title":["2011 IEEE\/IFIP 19th International Conference on VLSI and System-on-Chip"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6069623\/6081592\/06081620.pdf?arnumber=6081620","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T13:47:16Z","timestamp":1490104036000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6081620\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,10]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/vlsisoc.2011.6081620","relation":{},"subject":[],"published":{"date-parts":[[2011,10]]}}}