{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,1]],"date-time":"2026-04-01T18:36:02Z","timestamp":1775068562347,"version":"3.50.1"},"reference-count":8,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,10]]},"DOI":"10.1109\/vlsisoc.2011.6081654","type":"proceedings-article","created":{"date-parts":[[2011,11,21]],"date-time":"2011-11-21T21:42:27Z","timestamp":1321911747000},"page":"122-125","source":"Crossref","is-referenced-by-count":5,"title":["1024-point pipeline FFT processor with pointer FIFOs based on FPGA"],"prefix":"10.1109","author":[{"family":"Guanwen Zhong","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Hongbin Zheng","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"ZhenHua Jin","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Dihu Chen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Zhiyong Pang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ReConFig.2008.56"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2004.1339538"},{"key":"ref6","article-title":"High-performance 1024-point complex fft\/ifft v2.0","year":"2000"},{"key":"ref5","article-title":"Synthesis and scripting techniques for designing multi-asynchronous clock designs","author":"cummings","year":"0","journal-title":"SNUG2001 (Synopsys Users Group Conference San Jose CA 2001) User Papers"},{"key":"ref8","article-title":"1024 point block based fft\/ifft","year":"2002"},{"key":"ref7","article-title":"1024-point fixed point fft processor","year":"2008"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/78.796442"},{"key":"ref1","first-page":"766","article-title":"A new approach to pipeline fft processor","author":"he","year":"1996","journal-title":"Parallel Processing Symposium 1996 Proceedings of IPPS '96 The 10th International"}],"event":{"name":"2011 IEEE\/IFIP 19th International Conference on VLSI and System-on-Chip (VLSI-SoC)","location":"Kowloon, Hong Kong","start":{"date-parts":[[2011,10,3]]},"end":{"date-parts":[[2011,10,5]]}},"container-title":["2011 IEEE\/IFIP 19th International Conference on VLSI and System-on-Chip"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6069623\/6081592\/06081654.pdf?arnumber=6081654","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T17:24:44Z","timestamp":1490117084000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6081654\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,10]]},"references-count":8,"URL":"https:\/\/doi.org\/10.1109\/vlsisoc.2011.6081654","relation":{},"subject":[],"published":{"date-parts":[[2011,10]]}}}