{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T11:44:45Z","timestamp":1759146285157},"reference-count":13,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,10]]},"DOI":"10.1109\/vlsisoc.2011.6081657","type":"proceedings-article","created":{"date-parts":[[2011,11,21]],"date-time":"2011-11-21T16:42:27Z","timestamp":1321893747000},"page":"90-93","source":"Crossref","is-referenced-by-count":14,"title":["Prospects of 3D inductors on through silicon vias processes for 3D ICs"],"prefix":"10.1109","author":[{"given":"Yiorgos I.","family":"Bontzios","sequence":"first","affiliation":[]},{"given":"Michael G.","family":"Dimopoulos","sequence":"additional","affiliation":[]},{"given":"Alkis A.","family":"Hatzopoulos","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2003.810474"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/16.824729"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/22.981285"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/MEMSYS.2005.1453897"},{"key":"ref4","first-page":"544","article-title":"A clamped through silicon via (TSV) interconnection for stacked chip bonding using metal cap on pad and metal column forming in via","author":"shen","year":"2008","journal-title":"Proc Electron Compon Technol Conf"},{"journal-title":"Through-substrate interconnects for 3-D integration and RF systems","year":"2006","author":"wu","key":"ref3"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2009.2026200"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1016\/j.mee.2009.08.026"},{"key":"ref8","article-title":"Electrical modeling and analysis of through silicon vias in three dimensional integrated circuits","author":"weldezion","year":"2009","journal-title":"Proc Design Automation Conf (DAC)"},{"key":"ref7","article-title":"Closed-form equations for through-silicon via (TSV) parasitics in 3-D integrated circuits (ICs)","author":"weerasekera","year":"2009","journal-title":"Proc Workshop 3-D Integr DATE Conf"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2010.2045671"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2008.2007462"},{"key":"ref9","first-page":"1653","article-title":"3D TSV transformer design for DC-DC\/AC-DC converter","author":"bo","year":"2010","journal-title":"60th Electronic Components and Technology Conference (ECTC)"}],"event":{"name":"2011 IEEE\/IFIP 19th International Conference on VLSI and System-on-Chip (VLSI-SoC)","start":{"date-parts":[[2011,10,3]]},"location":"Kowloon, Hong Kong","end":{"date-parts":[[2011,10,5]]}},"container-title":["2011 IEEE\/IFIP 19th International Conference on VLSI and System-on-Chip"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6069623\/6081592\/06081657.pdf?arnumber=6081657","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T13:24:50Z","timestamp":1490102690000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6081657\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,10]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/vlsisoc.2011.6081657","relation":{},"subject":[],"published":{"date-parts":[[2011,10]]}}}