{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T00:36:59Z","timestamp":1725496619831},"reference-count":12,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,10]]},"DOI":"10.1109\/vlsisoc.2011.6081672","type":"proceedings-article","created":{"date-parts":[[2011,11,21]],"date-time":"2011-11-21T16:42:27Z","timestamp":1321893747000},"page":"184-187","source":"Crossref","is-referenced-by-count":0,"title":["A clock-less transceiver for global interconnect"],"prefix":"10.1109","author":[{"family":"Jian-Fei Jiang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Xu Wang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Wei-Guang Sheng","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Wei-feng He","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Zhi-gang Mao","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/92.845893"},{"journal-title":"Circuits Interconnections and Packaging for VLSI","year":"1990","author":"bakoglu","key":"ref3"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1017\/CBO9781139166980"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2001949"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2005.863750"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.910807"},{"key":"ref12","first-page":"152","article-title":"a 51 mW 1.6 GHz on-chip network for low-power heterogeneous SoC platform","author":"lee","year":"2004","journal-title":"IEEE International Solid-State Circuits Conference (ISSCC)"},{"key":"ref8","doi-asserted-by":"crossref","first-page":"732","DOI":"10.1145\/277044.277227","article-title":"Reducing power in high-performance microprocessors","author":"tiwari","year":"1998","journal-title":"Proceedings 1998 Design and Automation Conference 35th DAC (Cat No 98CH36175) DAC"},{"key":"ref7","first-page":"2861","article-title":"A 0.6pJ\/b 3Gb\/s\/ch transceiver in $0.18\\ \\mu {\\rm m}$ CMOS for 10mm on-chip interconnects","author":"bae","year":"2008","journal-title":"IEEE International Symposium on Circuits and Systems (ISCAS)"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/5.920580"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2006.875789"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.859880"}],"event":{"name":"2011 IEEE\/IFIP 19th International Conference on VLSI and System-on-Chip (VLSI-SoC)","start":{"date-parts":[[2011,10,3]]},"location":"Kowloon, Hong Kong","end":{"date-parts":[[2011,10,5]]}},"container-title":["2011 IEEE\/IFIP 19th International Conference on VLSI and System-on-Chip"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6069623\/6081592\/06081672.pdf?arnumber=6081672","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,20]],"date-time":"2017-06-20T06:06:56Z","timestamp":1497938816000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6081672\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,10]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/vlsisoc.2011.6081672","relation":{},"subject":[],"published":{"date-parts":[[2011,10]]}}}