{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,19]],"date-time":"2026-01-19T09:52:56Z","timestamp":1768816376047,"version":"3.49.0"},"reference-count":8,"publisher":"IEEE","license":[{"start":{"date-parts":[[2022,6,12]],"date-time":"2022-06-12T00:00:00Z","timestamp":1654992000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,6,12]],"date-time":"2022-06-12T00:00:00Z","timestamp":1654992000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2022,6,12]]},"DOI":"10.1109\/vlsitechnologyandcir46769.2022.9830140","type":"proceedings-article","created":{"date-parts":[[2022,7,22]],"date-time":"2022-07-22T16:42:52Z","timestamp":1658508172000},"page":"62-63","source":"Crossref","is-referenced-by-count":2,"title":["A 0.0014 mm<sup>2<\/sup>, 1.18 T\u03a9 Segmented Duty-Cycled Resistor Replacing Pseudo-Resistor for Neural Recording Interface Circuits"],"prefix":"10.1109","author":[{"given":"Can","family":"Livanelioglu","sequence":"first","affiliation":[{"name":"ETH Zurich,Zurich,Switzerland"}]},{"given":"Woojun","family":"Choi","sequence":"additional","affiliation":[{"name":"ETH Zurich,Zurich,Switzerland"}]},{"given":"Donghwan","family":"Kim","sequence":"additional","affiliation":[{"name":"ETH Zurich,Zurich,Switzerland"}]},{"given":"Jiawei","family":"Liao","sequence":"additional","affiliation":[{"name":"ETH Zurich,Zurich,Switzerland"}]},{"given":"Rosario","family":"Incandela","sequence":"additional","affiliation":[{"name":"ETH Zurich,Zurich,Switzerland"}]},{"given":"Giorgio","family":"Cristiano","sequence":"additional","affiliation":[{"name":"ETH Zurich,Zurich,Switzerland"}]},{"given":"Taekwang","family":"Jang","sequence":"additional","affiliation":[{"name":"ETH Zurich,Zurich,Switzerland"}]}],"member":"263","reference":[{"key":"ref4","author":"meng","year":"2014","journal-title":"ISCAS"},{"key":"ref3","author":"rothe","year":"2020","journal-title":"VLSI"},{"key":"ref6","author":"chandrakumar","year":"2017","journal-title":"ISSCC"},{"key":"ref5","author":"chandrakumar","year":"2016","journal-title":"ISSCC"},{"key":"ref8","author":"tu","year":"2014","journal-title":"ASSCC"},{"key":"ref7","author":"rothe","year":"2021","journal-title":"VLSI"},{"key":"ref2","author":"harrison","year":"2007","journal-title":"JSSC"},{"key":"ref1","author":"harrison","year":"2003","journal-title":"JSSC"}],"event":{"name":"2022 IEEE Symposium on VLSI Technology and Circuits (VLSI Technology and Circuits)","location":"Honolulu, HI, USA","start":{"date-parts":[[2022,6,12]]},"end":{"date-parts":[[2022,6,17]]}},"container-title":["2022 IEEE Symposium on VLSI Technology and Circuits (VLSI Technology and Circuits)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9830116\/9830138\/09830140.pdf?arnumber=9830140","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,11,3]],"date-time":"2022-11-03T22:59:37Z","timestamp":1667516377000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9830140\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,6,12]]},"references-count":8,"URL":"https:\/\/doi.org\/10.1109\/vlsitechnologyandcir46769.2022.9830140","relation":{},"subject":[],"published":{"date-parts":[[2022,6,12]]}}}