{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,30]],"date-time":"2025-12-30T08:57:19Z","timestamp":1767085039080},"reference-count":4,"publisher":"IEEE","license":[{"start":{"date-parts":[[2022,6,12]],"date-time":"2022-06-12T00:00:00Z","timestamp":1654992000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,6,12]],"date-time":"2022-06-12T00:00:00Z","timestamp":1654992000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2022,6,12]]},"DOI":"10.1109\/vlsitechnologyandcir46769.2022.9830157","type":"proceedings-article","created":{"date-parts":[[2022,7,22]],"date-time":"2022-07-22T16:42:52Z","timestamp":1658508172000},"source":"Crossref","is-referenced-by-count":13,"title":["An FLL-Based Clock Glitch Detector for Security Circuits in a 5nm FINFET Process"],"prefix":"10.1109","author":[{"given":"Sanquan","family":"Song","sequence":"first","affiliation":[{"name":"Nvidia,Santa Clara,CA,USA"}]},{"given":"Stephen G.","family":"Tell","sequence":"additional","affiliation":[{"name":"Nvidia,Durham,NC,USA"}]},{"given":"Brian","family":"Zimmer","sequence":"additional","affiliation":[{"name":"Nvidia,Santa Clara,CA,USA"}]},{"given":"Sudhir S.","family":"Kudva","sequence":"additional","affiliation":[{"name":"Nvidia,Santa Clara,CA,USA"}]},{"given":"Nikola","family":"Nedovic","sequence":"additional","affiliation":[{"name":"Nvidia,Santa Clara,CA,USA"}]},{"given":"C. Thomas","family":"Gray","sequence":"additional","affiliation":[{"name":"Nvidia,Durham,NC,USA"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2018.8357061"},{"key":"ref3","article-title":"System clock and power supply cross-checking for glitch detection","author":"luo","year":"2016","journal-title":"IACR Cryptology"},{"key":"ref2","article-title":"On-Chip Physical Attack Protection Circuits for Hardware Security","author":"nagata","year":"2019","journal-title":"CICC"},{"key":"ref1","article-title":"Circuit Challenges from Cryptography","author":"verbauwhede","year":"2015","journal-title":"ISSCC"}],"event":{"name":"2022 IEEE Symposium on VLSI Technology and Circuits (VLSI Technology and Circuits)","location":"Honolulu, HI, USA","start":{"date-parts":[[2022,6,12]]},"end":{"date-parts":[[2022,6,17]]}},"container-title":["2022 IEEE Symposium on VLSI Technology and Circuits (VLSI Technology and Circuits)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9830116\/9830138\/09830157.pdf?arnumber=9830157","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,10,3]],"date-time":"2022-10-03T20:39:44Z","timestamp":1664829584000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9830157\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,6,12]]},"references-count":4,"URL":"https:\/\/doi.org\/10.1109\/vlsitechnologyandcir46769.2022.9830157","relation":{},"subject":[],"published":{"date-parts":[[2022,6,12]]}}}