{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,6]],"date-time":"2025-10-06T09:22:46Z","timestamp":1759742566528,"version":"3.37.3"},"reference-count":19,"publisher":"IEEE","license":[{"start":{"date-parts":[[2022,6,12]],"date-time":"2022-06-12T00:00:00Z","timestamp":1654992000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,6,12]],"date-time":"2022-06-12T00:00:00Z","timestamp":1654992000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2022,6,12]]},"DOI":"10.1109\/vlsitechnologyandcir46769.2022.9830164","type":"proceedings-article","created":{"date-parts":[[2022,7,22]],"date-time":"2022-07-22T16:42:52Z","timestamp":1658508172000},"page":"314-315","source":"Crossref","is-referenced-by-count":6,"title":["8-Layer 3D Vertical Ru\/AlO<sub>x<\/sub>N<sub>y<\/sub>\/TiN RRAM with Mega-\u2126 Level LRS for Low Power and Ultrahigh-density Memory"],"prefix":"10.1109","author":[{"given":"Shengjun","family":"Qin","sequence":"first","affiliation":[{"name":"Stanford University,Dept. of Electrical Engineering and Stanford NMTRI,Stanford,CA,U.S.A.,94305"}]},{"given":"Maryann","family":"Tung","sequence":"additional","affiliation":[{"name":"Stanford University,Dept. of Electrical Engineering and Stanford NMTRI,Stanford,CA,U.S.A.,94305"}]},{"given":"Emma","family":"Belliveau","sequence":"additional","affiliation":[{"name":"Stanford University,Dept. of Electrical Engineering and Stanford NMTRI,Stanford,CA,U.S.A.,94305"}]},{"given":"Shuhan","family":"Liu","sequence":"additional","affiliation":[{"name":"Stanford University,Dept. of Electrical Engineering and Stanford NMTRI,Stanford,CA,U.S.A.,94305"}]},{"given":"Jimin","family":"Kwon","sequence":"additional","affiliation":[{"name":"Stanford University,Dept. of Electrical Engineering and Stanford NMTRI,Stanford,CA,U.S.A.,94305"}]},{"given":"Wei-Chen","family":"Chen","sequence":"additional","affiliation":[{"name":"Stanford University,Dept. of Electrical Engineering and Stanford NMTRI,Stanford,CA,U.S.A.,94305"}]},{"given":"Zizhen","family":"Jiang","sequence":"additional","affiliation":[{"name":"Stanford University,Dept. of Electrical Engineering and Stanford NMTRI,Stanford,CA,U.S.A.,94305"}]},{"given":"S.","family":"Simon Wong","sequence":"additional","affiliation":[{"name":"Stanford University,Dept. of Electrical Engineering and Stanford NMTRI,Stanford,CA,U.S.A.,94305"}]},{"given":"H.-S.","family":"Philip Won","sequence":"additional","affiliation":[{"name":"Stanford University,Dept. of Electrical Engineering and Stanford NMTRI,Stanford,CA,U.S.A.,94305"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2019.2950606"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2019.2950595"},{"year":"2012","author":"chen","key":"ref12"},{"article-title":"IITC","year":"2017","author":"hu","key":"ref13"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2021.3075193"},{"article-title":"VLSI","year":"2021","author":"wu","key":"ref15"},{"article-title":"IEDM","year":"2020","author":"li","key":"ref16"},{"article-title":"IEDM","year":"2020","author":"ye","key":"ref17"},{"article-title":"IEDM","year":"2020","author":"bai","key":"ref18"},{"article-title":"ISSCC","year":"2021","author":"khakifirooz","key":"ref19"},{"article-title":"IEDM","year":"2013","author":"hsu","key":"ref4"},{"article-title":"IEDM","year":"2015","author":"luo","key":"ref3"},{"article-title":"VLSI","year":"2014","author":"li","key":"ref6"},{"article-title":"IEDM","year":"2012","author":"chen","key":"ref5"},{"article-title":"IEDM","year":"2011","author":"baek","key":"ref8"},{"article-title":"VLSI","year":"2012","author":"chien","key":"ref7"},{"article-title":"VLSI","year":"2016","author":"li","key":"ref2"},{"year":"2017","author":"luo","key":"ref1"},{"article-title":"VLSI","year":"2018","author":"jiang","key":"ref9"}],"event":{"name":"2022 IEEE Symposium on VLSI Technology and Circuits (VLSI Technology and Circuits)","start":{"date-parts":[[2022,6,12]]},"location":"Honolulu, HI, USA","end":{"date-parts":[[2022,6,17]]}},"container-title":["2022 IEEE Symposium on VLSI Technology and Circuits (VLSI Technology and Circuits)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9830116\/9830138\/09830164.pdf?arnumber=9830164","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,2,20]],"date-time":"2025-02-20T20:08:41Z","timestamp":1740082121000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9830164\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,6,12]]},"references-count":19,"URL":"https:\/\/doi.org\/10.1109\/vlsitechnologyandcir46769.2022.9830164","relation":{},"subject":[],"published":{"date-parts":[[2022,6,12]]}}}