{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,26]],"date-time":"2026-06-26T18:16:48Z","timestamp":1782497808195,"version":"3.54.5"},"reference-count":19,"publisher":"IEEE","license":[{"start":{"date-parts":[[2022,6,12]],"date-time":"2022-06-12T00:00:00Z","timestamp":1654992000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,6,12]],"date-time":"2022-06-12T00:00:00Z","timestamp":1654992000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2022,6,12]]},"DOI":"10.1109\/vlsitechnologyandcir46769.2022.9830164","type":"proceedings-article","created":{"date-parts":[[2022,7,22]],"date-time":"2022-07-22T16:42:52Z","timestamp":1658508172000},"page":"314-315","source":"Crossref","is-referenced-by-count":9,"title":["8-Layer 3D Vertical Ru\/AlO<sub>x<\/sub>N<sub>y<\/sub>\/TiN RRAM with Mega-\u2126 Level LRS for Low Power and Ultrahigh-density Memory"],"prefix":"10.1109","author":[{"given":"Shengjun","family":"Qin","sequence":"first","affiliation":[{"name":"Stanford University,Dept. of Electrical Engineering and Stanford NMTRI,Stanford,CA,U.S.A.,94305"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Maryann","family":"Tung","sequence":"additional","affiliation":[{"name":"Stanford University,Dept. of Electrical Engineering and Stanford NMTRI,Stanford,CA,U.S.A.,94305"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Emma","family":"Belliveau","sequence":"additional","affiliation":[{"name":"Stanford University,Dept. of Electrical Engineering and Stanford NMTRI,Stanford,CA,U.S.A.,94305"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Shuhan","family":"Liu","sequence":"additional","affiliation":[{"name":"Stanford University,Dept. of Electrical Engineering and Stanford NMTRI,Stanford,CA,U.S.A.,94305"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jimin","family":"Kwon","sequence":"additional","affiliation":[{"name":"Stanford University,Dept. of Electrical Engineering and Stanford NMTRI,Stanford,CA,U.S.A.,94305"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Wei-Chen","family":"Chen","sequence":"additional","affiliation":[{"name":"Stanford University,Dept. of Electrical Engineering and Stanford NMTRI,Stanford,CA,U.S.A.,94305"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Zizhen","family":"Jiang","sequence":"additional","affiliation":[{"name":"Stanford University,Dept. of Electrical Engineering and Stanford NMTRI,Stanford,CA,U.S.A.,94305"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"S.","family":"Simon Wong","sequence":"additional","affiliation":[{"name":"Stanford University,Dept. of Electrical Engineering and Stanford NMTRI,Stanford,CA,U.S.A.,94305"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"H.-S.","family":"Philip Won","sequence":"additional","affiliation":[{"name":"Stanford University,Dept. of Electrical Engineering and Stanford NMTRI,Stanford,CA,U.S.A.,94305"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2019.2950606"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2019.2950595"},{"key":"ref12","author":"chen","year":"2012"},{"key":"ref13","article-title":"IITC","author":"hu","year":"2017"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2021.3075193"},{"key":"ref15","article-title":"VLSI","author":"wu","year":"2021"},{"key":"ref16","article-title":"IEDM","author":"li","year":"2020"},{"key":"ref17","article-title":"IEDM","author":"ye","year":"2020"},{"key":"ref18","article-title":"IEDM","author":"bai","year":"2020"},{"key":"ref19","article-title":"ISSCC","author":"khakifirooz","year":"2021"},{"key":"ref4","article-title":"IEDM","author":"hsu","year":"2013"},{"key":"ref3","article-title":"IEDM","author":"luo","year":"2015"},{"key":"ref6","article-title":"VLSI","author":"li","year":"2014"},{"key":"ref5","article-title":"IEDM","author":"chen","year":"2012"},{"key":"ref8","article-title":"IEDM","author":"baek","year":"2011"},{"key":"ref7","article-title":"VLSI","author":"chien","year":"2012"},{"key":"ref2","article-title":"VLSI","author":"li","year":"2016"},{"key":"ref1","author":"luo","year":"2017"},{"key":"ref9","article-title":"VLSI","author":"jiang","year":"2018"}],"event":{"name":"2022 IEEE Symposium on VLSI Technology and Circuits (VLSI Technology and Circuits)","location":"Honolulu, HI, USA","start":{"date-parts":[[2022,6,12]]},"end":{"date-parts":[[2022,6,17]]}},"container-title":["2022 IEEE Symposium on VLSI Technology and Circuits (VLSI Technology and Circuits)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9830116\/9830138\/09830164.pdf?arnumber=9830164","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,2,20]],"date-time":"2025-02-20T20:08:41Z","timestamp":1740082121000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9830164\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,6,12]]},"references-count":19,"URL":"https:\/\/doi.org\/10.1109\/vlsitechnologyandcir46769.2022.9830164","relation":{},"subject":[],"published":{"date-parts":[[2022,6,12]]}}}