{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,28]],"date-time":"2026-03-28T16:45:34Z","timestamp":1774716334964,"version":"3.50.1"},"reference-count":9,"publisher":"IEEE","license":[{"start":{"date-parts":[[2022,6,12]],"date-time":"2022-06-12T00:00:00Z","timestamp":1654992000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,6,12]],"date-time":"2022-06-12T00:00:00Z","timestamp":1654992000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2022,6,12]]},"DOI":"10.1109\/vlsitechnologyandcir46769.2022.9830322","type":"proceedings-article","created":{"date-parts":[[2022,7,22]],"date-time":"2022-07-22T16:42:52Z","timestamp":1658508172000},"page":"36-37","source":"Crossref","is-referenced-by-count":44,"title":["A 32.2 TOPS\/W SRAM Compute-in-Memory Macro Employing a Linear 8-bit C-2C Ladder for Charge Domain Computation in 22nm for Edge Inference"],"prefix":"10.1109","author":[{"given":"Hechen","family":"Wang","sequence":"first","affiliation":[{"name":"Intel Corporation,Intel Labs,Hillsboro,OR,USA"}]},{"given":"Renzhi","family":"Liu","sequence":"additional","affiliation":[{"name":"Intel Corporation,Intel Labs,Hillsboro,OR,USA"}]},{"given":"Richard","family":"Dorrance","sequence":"additional","affiliation":[{"name":"Intel Corporation,Intel Labs,Hillsboro,OR,USA"}]},{"given":"Deepak","family":"Dasalukunte","sequence":"additional","affiliation":[{"name":"Intel Corporation,Intel Labs,Hillsboro,OR,USA"}]},{"given":"Xiaosen","family":"Liu","sequence":"additional","affiliation":[{"name":"Intel Corporation,Intel Labs,Hillsboro,OR,USA"}]},{"given":"Dan","family":"Lake","sequence":"additional","affiliation":[{"name":"Intel Corporation,Intel Labs,Hillsboro,OR,USA"}]},{"given":"Brent","family":"Carlton","sequence":"additional","affiliation":[{"name":"Intel Corporation,Intel Labs,Hillsboro,OR,USA"}]},{"given":"May","family":"Wu","sequence":"additional","affiliation":[{"name":"Intel Corporation,Intel Labs,Hillsboro,OR,USA"}]}],"member":"263","reference":[{"key":"ref4","author":"alpman","year":"2009","journal-title":"ISSCC"},{"key":"ref3","author":"xie","year":"2021","journal-title":"ISSCC"},{"key":"ref6","author":"yue","year":"2021","journal-title":"ISSCC"},{"key":"ref5","author":"jia","year":"2021","journal-title":"ISSCC"},{"key":"ref8","author":"guo","year":"2021","journal-title":"VLSI"},{"key":"ref7","author":"lee","year":"2021","journal-title":"TCAS-I"},{"key":"ref2","author":"dong","year":"2020","journal-title":"ISSCC"},{"key":"ref9","author":"khaddam-aljameh","year":"2021","journal-title":"VLSI"},{"key":"ref1","author":"valavi","year":"2019","journal-title":"JSSC"}],"event":{"name":"2022 IEEE Symposium on VLSI Technology and Circuits (VLSI Technology and Circuits)","location":"Honolulu, HI, USA","start":{"date-parts":[[2022,6,12]]},"end":{"date-parts":[[2022,6,17]]}},"container-title":["2022 IEEE Symposium on VLSI Technology and Circuits (VLSI Technology and Circuits)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9830116\/9830138\/09830322.pdf?arnumber=9830322","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,8,8]],"date-time":"2022-08-08T20:02:43Z","timestamp":1659988963000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9830322\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,6,12]]},"references-count":9,"URL":"https:\/\/doi.org\/10.1109\/vlsitechnologyandcir46769.2022.9830322","relation":{},"subject":[],"published":{"date-parts":[[2022,6,12]]}}}