{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,2]],"date-time":"2025-11-02T05:09:52Z","timestamp":1762060192506,"version":"build-2065373602"},"reference-count":7,"publisher":"IEEE","license":[{"start":{"date-parts":[[2022,6,12]],"date-time":"2022-06-12T00:00:00Z","timestamp":1654992000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,6,12]],"date-time":"2022-06-12T00:00:00Z","timestamp":1654992000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2022,6,12]]},"DOI":"10.1109\/vlsitechnologyandcir46769.2022.9830372","type":"proceedings-article","created":{"date-parts":[[2022,7,22]],"date-time":"2022-07-22T16:42:52Z","timestamp":1658508172000},"page":"286-287","source":"Crossref","is-referenced-by-count":8,"title":["A 2-Layer Transistor Pixel Stacked CMOS Image Sensor with Oxide-Based Full Trench Isolation for Large Full Well Capacity and High Quantum Efficiency"],"prefix":"10.1109","author":[{"given":"K.","family":"Zaitsu","sequence":"first","affiliation":[{"name":"Sony Semiconductor Solutions Corp.,Kanagawa,Japan"}]},{"given":"A.","family":"Matsumoto","sequence":"additional","affiliation":[{"name":"Sony Semiconductor Solutions Corp.,Kanagawa,Japan"}]},{"given":"M.","family":"Nishida","sequence":"additional","affiliation":[{"name":"Sony Semiconductor Solutions Corp.,Kanagawa,Japan"}]},{"given":"Y.","family":"Tanaka","sequence":"additional","affiliation":[{"name":"Sony Semiconductor Solutions Corp.,Kanagawa,Japan"}]},{"given":"H.","family":"Yamashita","sequence":"additional","affiliation":[{"name":"Sony Semiconductor Solutions Corp.,Kanagawa,Japan"}]},{"given":"Y.","family":"Satake","sequence":"additional","affiliation":[{"name":"Sony Semiconductor Solutions Corp.,Kanagawa,Japan"}]},{"given":"T.","family":"Watanabe","sequence":"additional","affiliation":[{"name":"Sony Semiconductor Manufacturing Corp.,Nagasaki,Japan"}]},{"given":"K.","family":"Araki","sequence":"additional","affiliation":[{"name":"Sony Semiconductor Manufacturing Corp.,Nagasaki,Japan"}]},{"given":"N.","family":"Nei","sequence":"additional","affiliation":[{"name":"Sony Semiconductor Manufacturing Corp.,Nagasaki,Japan"}]},{"given":"K.","family":"Nakazawa","sequence":"additional","affiliation":[{"name":"Sony Semiconductor Solutions Corp.,Kanagawa,Japan"}]},{"given":"J.","family":"Yamamoto","sequence":"additional","affiliation":[{"name":"Sony Semiconductor Solutions Corp.,Kanagawa,Japan"}]},{"given":"M.","family":"Uehara","sequence":"additional","affiliation":[{"name":"Sony Semiconductor Solutions Corp.,Kanagawa,Japan"}]},{"given":"H.","family":"Kawashima","sequence":"additional","affiliation":[{"name":"Sony Semiconductor Manufacturing Corp.,Nagasaki,Japan"}]},{"given":"Y.","family":"Kobayashi","sequence":"additional","affiliation":[{"name":"Sony Semiconductor Manufacturing Corp.,Nagasaki,Japan"}]},{"given":"T.","family":"Hirano","sequence":"additional","affiliation":[{"name":"Sony Semiconductor Solutions Corp.,Kanagawa,Japan"}]},{"given":"K.","family":"Tatani","sequence":"additional","affiliation":[{"name":"Sony Semiconductor Solutions Corp.,Kanagawa,Japan"}]}],"member":"263","reference":[{"key":"ref4","first-page":"10.1","author":"venezia","year":"2018","journal-title":"IEDM"},{"key":"ref3","first-page":"122","author":"park","year":"2021","journal-title":"ISSCC"},{"key":"ref6","first-page":"jfs4-2","author":"shim","year":"2021","journal-title":"VLSI"},{"key":"ref5","first-page":"30.4","author":"nakazawa","year":"2021","journal-title":"IEDM"},{"key":"ref7","first-page":"2r","author":"yun","year":"2019","journal-title":"IISW"},{"key":"ref2","first-page":"16.3","author":"jung","year":"2020","journal-title":"IEDM"},{"key":"ref1","first-page":"16.2","author":"park","year":"2019","journal-title":"IEDM"}],"event":{"name":"2022 IEEE Symposium on VLSI Technology and Circuits (VLSI Technology and Circuits)","start":{"date-parts":[[2022,6,12]]},"location":"Honolulu, HI, USA","end":{"date-parts":[[2022,6,17]]}},"container-title":["2022 IEEE Symposium on VLSI Technology and Circuits (VLSI Technology and Circuits)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9830116\/9830138\/09830372.pdf?arnumber=9830372","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,8,15]],"date-time":"2022-08-15T20:04:00Z","timestamp":1660593840000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9830372\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,6,12]]},"references-count":7,"URL":"https:\/\/doi.org\/10.1109\/vlsitechnologyandcir46769.2022.9830372","relation":{},"subject":[],"published":{"date-parts":[[2022,6,12]]}}}