{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,8]],"date-time":"2026-04-08T11:31:42Z","timestamp":1775647902511,"version":"3.50.1"},"reference-count":11,"publisher":"IEEE","license":[{"start":{"date-parts":[[2022,6,12]],"date-time":"2022-06-12T00:00:00Z","timestamp":1654992000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,6,12]],"date-time":"2022-06-12T00:00:00Z","timestamp":1654992000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2022,6,12]]},"DOI":"10.1109\/vlsitechnologyandcir46769.2022.9830389","type":"proceedings-article","created":{"date-parts":[[2022,7,22]],"date-time":"2022-07-22T16:42:52Z","timestamp":1658508172000},"page":"298-299","source":"Crossref","is-referenced-by-count":38,"title":["Scaling Dual-Gate Ultra-thin a-IGZO FET to 30 nm Channel Length with Record-high G<sub>m,max<\/sub> of 559 \u00b5S\/\u00b5m at V<sub>DS<\/sub>=1 V, Record-low DIBL of 10 mV\/V and Nearly Ideal SS of 63 mV\/dec"],"prefix":"10.1109","author":[{"given":"Kaifei","family":"Chen","sequence":"first","affiliation":[{"name":"Chinese Academy of Sciences,Key Laboratory of Microelectronics Devices and Integrated Technology, Institute of Microelectronics,Beijing,China"}]},{"given":"Jiebin","family":"Niu","sequence":"additional","affiliation":[{"name":"Chinese Academy of Sciences,Key Laboratory of Microelectronics Devices and Integrated Technology, Institute of Microelectronics,Beijing,China"}]},{"given":"Guanhua","family":"Yang","sequence":"additional","affiliation":[{"name":"Chinese Academy of Sciences,Key Laboratory of Microelectronics Devices and Integrated Technology, Institute of Microelectronics,Beijing,China"}]},{"given":"Menggan","family":"Liu","sequence":"additional","affiliation":[{"name":"Chinese Academy of Sciences,Key Laboratory of Microelectronics Devices and Integrated Technology, Institute of Microelectronics,Beijing,China"}]},{"given":"Wendong","family":"Lu","sequence":"additional","affiliation":[{"name":"Chinese Academy of Sciences,Key Laboratory of Microelectronics Devices and Integrated Technology, Institute of Microelectronics,Beijing,China"}]},{"given":"Fuxi","family":"Liao","sequence":"additional","affiliation":[{"name":"Chinese Academy of Sciences,Key Laboratory of Microelectronics Devices and Integrated Technology, Institute of Microelectronics,Beijing,China"}]},{"given":"Kailiang","family":"Huang","sequence":"additional","affiliation":[{"name":"Chinese Academy of Sciences,Key Laboratory of Microelectronics Devices and Integrated Technology, Institute of Microelectronics,Beijing,China"}]},{"given":"XinLv","family":"Duan","sequence":"additional","affiliation":[{"name":"Chinese Academy of Sciences,Key Laboratory of Microelectronics Devices and Integrated Technology, Institute of Microelectronics,Beijing,China"}]},{"given":"Congyan","family":"Lu","sequence":"additional","affiliation":[{"name":"Chinese Academy of Sciences,Key Laboratory of Microelectronics Devices and Integrated Technology, Institute of Microelectronics,Beijing,China"}]},{"given":"Jiawei","family":"Wang","sequence":"additional","affiliation":[{"name":"Chinese Academy of Sciences,Key Laboratory of Microelectronics Devices and Integrated Technology, Institute of Microelectronics,Beijing,China"}]},{"given":"Lingfei","family":"Wang","sequence":"additional","affiliation":[{"name":"Chinese Academy of Sciences,Key Laboratory of Microelectronics Devices and Integrated Technology, Institute of Microelectronics,Beijing,China"}]},{"given":"Mengmeng","family":"Li","sequence":"additional","affiliation":[{"name":"Chinese Academy of Sciences,Key Laboratory of Microelectronics Devices and Integrated Technology, Institute of Microelectronics,Beijing,China"}]},{"given":"Di","family":"Geng","sequence":"additional","affiliation":[{"name":"Chinese Academy of Sciences,Key Laboratory of Microelectronics Devices and Integrated Technology, Institute of Microelectronics,Beijing,China"}]},{"given":"Chao","family":"Zhao","sequence":"additional","affiliation":[{"name":"Beijing Superstring Academy of Memory Technology,P.R.China,100176"}]},{"given":"Guilei","family":"Wang","sequence":"additional","affiliation":[{"name":"Beijing Superstring Academy of Memory Technology,P.R.China,100176"}]},{"given":"Nianduan","family":"Lu","sequence":"additional","affiliation":[{"name":"Chinese Academy of Sciences,Key Laboratory of Microelectronics Devices and Integrated Technology, Institute of Microelectronics,Beijing,China"}]},{"given":"Ling","family":"Li","sequence":"additional","affiliation":[{"name":"Chinese Academy of Sciences,Key Laboratory of Microelectronics Devices and Integrated Technology, Institute of Microelectronics,Beijing,China"}]},{"given":"Ming","family":"Liu","sequence":"additional","affiliation":[{"name":"Chinese Academy of Sciences,Key Laboratory of Microelectronics Devices and Integrated Technology, Institute of Microelectronics,Beijing,China"}]}],"member":"263","reference":[{"key":"ref4","first-page":"1","author":"han","year":"2021","journal-title":"VLSI"},{"key":"ref3","first-page":"1","author":"subhechha","year":"2021","journal-title":"VLSI"},{"key":"ref10","first-page":"1","author":"lin","year":"2021","journal-title":"VLSI"},{"key":"ref6","first-page":"1","author":"samanta","year":"2020","journal-title":"VLSI"},{"key":"ref11","first-page":"3.6.1","author":"lin","year":"2020","journal-title":"IEDM"},{"key":"ref5","first-page":"21.1.1","author":"liu","year":"2021","journal-title":"IEDM"},{"key":"ref8","first-page":"1","author":"chakraborty","year":"2020","journal-title":"VLSI"},{"key":"ref7","first-page":"28.3.128.3.4","author":"ye","year":"2020","journal-title":"IEDM"},{"key":"ref2","first-page":"28.2.1","author":"belmonte","year":"2020","journal-title":"IEDM"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1016\/j.cap.2018.08.016"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1038\/nature03090"}],"event":{"name":"2022 IEEE Symposium on VLSI Technology and Circuits (VLSI Technology and Circuits)","location":"Honolulu, HI, USA","start":{"date-parts":[[2022,6,12]]},"end":{"date-parts":[[2022,6,17]]}},"container-title":["2022 IEEE Symposium on VLSI Technology and Circuits (VLSI Technology and Circuits)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9830116\/9830138\/09830389.pdf?arnumber=9830389","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,8,8]],"date-time":"2022-08-08T20:02:32Z","timestamp":1659988952000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9830389\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,6,12]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/vlsitechnologyandcir46769.2022.9830389","relation":{},"subject":[],"published":{"date-parts":[[2022,6,12]]}}}