{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,31]],"date-time":"2026-03-31T13:40:55Z","timestamp":1774964455311,"version":"3.50.1"},"reference-count":7,"publisher":"IEEE","license":[{"start":{"date-parts":[[2024,6,16]],"date-time":"2024-06-16T00:00:00Z","timestamp":1718496000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,6,16]],"date-time":"2024-06-16T00:00:00Z","timestamp":1718496000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001809","name":"NSFC","doi-asserted-by":"publisher","award":["62125403,92164301,62304121"],"award-info":[{"award-number":["62125403,92164301,62304121"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2024,6,16]]},"DOI":"10.1109\/vlsitechnologyandcir46783.2024.10631322","type":"proceedings-article","created":{"date-parts":[[2024,8,26]],"date-time":"2024-08-26T17:23:31Z","timestamp":1724693011000},"page":"1-2","source":"Crossref","is-referenced-by-count":16,"title":["A 52.01 TFLOPS\/W Diffusion Model Processor with Inter-Time-Step Convolution-Attention-Redundancy Elimination and Bipolar Floating-Point Multiplication"],"prefix":"10.1109","author":[{"given":"Yubin","family":"Qin","sequence":"first","affiliation":[{"name":"Tsinghua University,Beijing,China"}]},{"given":"Yang","family":"Wang","sequence":"additional","affiliation":[{"name":"Tsinghua University,Beijing,China"}]},{"given":"Xiaolong","family":"Yang","sequence":"additional","affiliation":[{"name":"Tsinghua University,Beijing,China"}]},{"given":"Zhiren","family":"Zhao","sequence":"additional","affiliation":[{"name":"Tsinghua University,Beijing,China"}]},{"given":"Shaojun","family":"Wei","sequence":"additional","affiliation":[{"name":"Tsinghua University,Beijing,China"}]},{"given":"Yang","family":"Hu","sequence":"additional","affiliation":[{"name":"Tsinghua University,Beijing,China"}]},{"given":"Shouyi","family":"Yin","sequence":"additional","affiliation":[{"name":"Tsinghua University,Beijing,China"}]}],"member":"263","reference":[{"key":"ref1","author":"Ho","year":"2020","journal-title":"NeurIPS"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/mahc.2020.3030477"},{"key":"ref3","year":"2023","journal-title":"NVIDIA H100"},{"key":"ref4","year":"2022","journal-title":"AMD MI250"},{"key":"ref5","volume-title":"ISSCC","author":"Tambe","year":"2023"},{"key":"ref6","volume-title":"ISSCC","author":"Du","year":"2023"},{"key":"ref7","author":"Keller","year":"2023","journal-title":"JSSC"}],"event":{"name":"2024 IEEE Symposium on VLSI Technology and Circuits (VLSI Technology and Circuits)","location":"Honolulu, HI, USA","start":{"date-parts":[[2024,6,16]]},"end":{"date-parts":[[2024,6,20]]}},"container-title":["2024 IEEE Symposium on VLSI Technology and Circuits (VLSI Technology and Circuits)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/10631290\/10631310\/10631322.pdf?arnumber=10631322","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,9,2]],"date-time":"2024-09-02T04:26:50Z","timestamp":1725251210000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10631322\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,6,16]]},"references-count":7,"URL":"https:\/\/doi.org\/10.1109\/vlsitechnologyandcir46783.2024.10631322","relation":{},"subject":[],"published":{"date-parts":[[2024,6,16]]}}}