{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,5]],"date-time":"2026-06-05T15:52:22Z","timestamp":1780674742937,"version":"3.54.1"},"reference-count":5,"publisher":"IEEE","license":[{"start":{"date-parts":[[2024,6,16]],"date-time":"2024-06-16T00:00:00Z","timestamp":1718496000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,6,16]],"date-time":"2024-06-16T00:00:00Z","timestamp":1718496000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2024,6,16]]},"DOI":"10.1109\/vlsitechnologyandcir46783.2024.10631344","type":"proceedings-article","created":{"date-parts":[[2024,8,26]],"date-time":"2024-08-26T17:23:31Z","timestamp":1724693011000},"page":"1-2","source":"Crossref","is-referenced-by-count":8,"title":["First Experimental Demonstration of Hybrid Gain Cell Memory with Si PMOS and ITO FET for High-speed On-chip Memory"],"prefix":"10.1109","author":[{"given":"Shuhan","family":"Liu","sequence":"first","affiliation":[{"name":"Stanford University,Department of Electrical Engineering,California,USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Shengjun","family":"Qin","sequence":"additional","affiliation":[{"name":"Stanford University,Department of Electrical Engineering,California,USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Koustav","family":"Jana","sequence":"additional","affiliation":[{"name":"Stanford University,Department of Electrical Engineering,California,USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jian","family":"Chen","sequence":"additional","affiliation":[{"name":"Stanford University,Department of Electrical Engineering,California,USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Kasidit","family":"Toprasertpong","sequence":"additional","affiliation":[{"name":"Stanford University,Department of Electrical Engineering,California,USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"H.-S. Philip","family":"Wong","sequence":"additional","affiliation":[{"name":"Stanford University,Department of Electrical Engineering,California,USA"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","author":"Shukuri","year":"1992","journal-title":"IEDM"},{"key":"ref2","author":"Liu","year":"2023","journal-title":"IEDM"},{"issue":"2021","key":"ref3","author":"Saligram","journal-title":"CICC"},{"issue":"2020","key":"ref4","author":"Bonetti","journal-title":"IEEE Trans. on VLSI Systems"},{"issue":"2012","key":"ref5","author":"Fortunato","journal-title":"Adv. Mater."}],"event":{"name":"2024 IEEE Symposium on VLSI Technology and Circuits (VLSI Technology and Circuits)","location":"Honolulu, HI, USA","start":{"date-parts":[[2024,6,16]]},"end":{"date-parts":[[2024,6,20]]}},"container-title":["2024 IEEE Symposium on VLSI Technology and Circuits (VLSI Technology and Circuits)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/10631290\/10631310\/10631344.pdf?arnumber=10631344","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,9,3]],"date-time":"2024-09-03T05:10:24Z","timestamp":1725340224000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10631344\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,6,16]]},"references-count":5,"URL":"https:\/\/doi.org\/10.1109\/vlsitechnologyandcir46783.2024.10631344","relation":{},"subject":[],"published":{"date-parts":[[2024,6,16]]}}}