{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,5]],"date-time":"2026-02-05T09:01:50Z","timestamp":1770282110140,"version":"3.49.0"},"reference-count":6,"publisher":"IEEE","license":[{"start":{"date-parts":[[2024,6,16]],"date-time":"2024-06-16T00:00:00Z","timestamp":1718496000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,6,16]],"date-time":"2024-06-16T00:00:00Z","timestamp":1718496000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2024,6,16]]},"DOI":"10.1109\/vlsitechnologyandcir46783.2024.10631356","type":"proceedings-article","created":{"date-parts":[[2024,8,26]],"date-time":"2024-08-26T17:23:31Z","timestamp":1724693011000},"page":"1-2","source":"Crossref","is-referenced-by-count":4,"title":["A PVT Robust 8-Bit Signed Analog Compute-In-Memory Accelerator with Integrated Activation Functions for AI Applications"],"prefix":"10.1109","author":[{"given":"Hechen","family":"Wang","sequence":"first","affiliation":[{"name":"Intel Labs, Intel Corporation,Hillsboro,OR,USA"}]},{"given":"Renzhi","family":"Liu","sequence":"additional","affiliation":[{"name":"Intel Labs, Intel Corporation,Hillsboro,OR,USA"}]},{"given":"Richard","family":"Dorrance","sequence":"additional","affiliation":[{"name":"Intel Labs, Intel Corporation,Hillsboro,OR,USA"}]},{"given":"Deepak","family":"Dasalukunte","sequence":"additional","affiliation":[{"name":"Intel Labs, Intel Corporation,Hillsboro,OR,USA"}]},{"given":"Niranjan","family":"Gowda","sequence":"additional","affiliation":[{"name":"Intel Labs, Intel Corporation,Hillsboro,OR,USA"}]},{"given":"Brent","family":"Carlton","sequence":"additional","affiliation":[{"name":"Intel Labs, Intel Corporation,Hillsboro,OR,USA"}]}],"member":"263","reference":[{"key":"ref1","author":"Keller","year":"2023","journal-title":"JSSC"},{"key":"ref2","author":"Ambrogio","year":"2023","journal-title":"Nature"},{"key":"ref3","author":"Wang","year":"2023","journal-title":"JSSC"},{"key":"ref4","author":"Hsieh","year":"2023","journal-title":"ISSCC"},{"key":"ref5","author":"Mori","year":"2023","journal-title":"ISSCC"},{"key":"ref6","author":"Seo","year":"2022","journal-title":"ISSCC"}],"event":{"name":"2024 IEEE Symposium on VLSI Technology and Circuits (VLSI Technology and Circuits)","location":"Honolulu, HI, USA","start":{"date-parts":[[2024,6,16]]},"end":{"date-parts":[[2024,6,20]]}},"container-title":["2024 IEEE Symposium on VLSI Technology and Circuits (VLSI Technology and Circuits)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/10631290\/10631310\/10631356.pdf?arnumber=10631356","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,9,3]],"date-time":"2024-09-03T05:10:34Z","timestamp":1725340234000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10631356\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,6,16]]},"references-count":6,"URL":"https:\/\/doi.org\/10.1109\/vlsitechnologyandcir46783.2024.10631356","relation":{},"subject":[],"published":{"date-parts":[[2024,6,16]]}}}