{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,4,4]],"date-time":"2025-04-04T08:09:31Z","timestamp":1743754171099,"version":"3.28.0"},"reference-count":7,"publisher":"IEEE","license":[{"start":{"date-parts":[[2024,6,16]],"date-time":"2024-06-16T00:00:00Z","timestamp":1718496000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,6,16]],"date-time":"2024-06-16T00:00:00Z","timestamp":1718496000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2024,6,16]]},"DOI":"10.1109\/vlsitechnologyandcir46783.2024.10631377","type":"proceedings-article","created":{"date-parts":[[2024,8,26]],"date-time":"2024-08-26T17:23:31Z","timestamp":1724693011000},"page":"1-2","source":"Crossref","is-referenced-by-count":1,"title":["A 3.2GHz-15GHz Low Jitter Resonant Clock Featuring Rotary Traveling Wave Oscillators in Intel 4 CMOS for 3D Heterogeneous Multi-Die Systems"],"prefix":"10.1109","author":[{"given":"Vinayak","family":"Honkote","sequence":"first","affiliation":[{"name":"Intel Labs,USA"}]},{"given":"Ragh","family":"Kuttappa","sequence":"additional","affiliation":[{"name":"Intel Labs,USA"}]},{"given":"Jainaveen","family":"Sundaram","sequence":"additional","affiliation":[{"name":"Intel Labs,USA"}]},{"given":"Satish","family":"Yada","sequence":"additional","affiliation":[{"name":"Intel Labs,USA"}]},{"given":"Chinnusamy","family":"Kalimuthu","sequence":"additional","affiliation":[{"name":"Intel Labs,India"}]},{"given":"Juhi","family":"Patil","sequence":"additional","affiliation":[{"name":"Intel Labs,India"}]},{"given":"Richard","family":"Lee","sequence":"additional","affiliation":[{"name":"Intel Labs,USA"}]},{"given":"Cristan","family":"Paulino","sequence":"additional","affiliation":[{"name":"Intel Labs,USA"}]},{"given":"Paolo","family":"Aseron","sequence":"additional","affiliation":[{"name":"Intel Labs,USA"}]},{"given":"Trang","family":"Nguyen","sequence":"additional","affiliation":[{"name":"Intel Labs,USA"}]},{"given":"Amreesh","family":"Rao","sequence":"additional","affiliation":[{"name":"Client Computing Group, Intel,USA"}]},{"given":"Dileep","family":"Kurian","sequence":"additional","affiliation":[{"name":"Design Engineering Group, Intel,USA"}]},{"given":"Mingming","family":"Xu","sequence":"additional","affiliation":[{"name":"Design Engineering Group, Intel,USA"}]},{"given":"Yan","family":"Song","sequence":"additional","affiliation":[{"name":"Design Engineering Group, Intel,USA"}]},{"given":"Tanay","family":"Karnik","sequence":"additional","affiliation":[{"name":"Intel Labs,USA"}]},{"given":"Anuradha","family":"Srinivasan","sequence":"additional","affiliation":[{"name":"Intel Labs,USA"}]},{"given":"Vivek","family":"De","sequence":"additional","affiliation":[{"name":"Intel Labs,USA"}]}],"member":"263","reference":[{"issue":"11","key":"ref1","first-page":"1654","volume":"36","author":"Wood","year":"2001","journal-title":"JSSC"},{"issue":"11","key":"ref2","first-page":"2519","volume":"23","author":"Teng","year":"2015","journal-title":"TVLSI"},{"first-page":"98","volume-title":"Symposium on VLSI Circuits","author":"Mansuri","key":"ref3"},{"issue":"5","key":"ref4","first-page":"1158","volume":"49","author":"Moroni","year":"2014","journal-title":"JSSC"},{"issue":"10","key":"ref5","first-page":"2927","volume":"53","author":"Vigilante","year":"2018","journal-title":"JSSC"},{"issue":"6","key":"ref6","first-page":"1745","volume":"56","author":"Shehata","year":"2021","journal-title":"JSSC"},{"key":"ref7","first-page":"146","author":"Shanan","year":"2022","journal-title":"ISSCC Dig. Tech. Papers"}],"event":{"name":"2024 IEEE Symposium on VLSI Technology and Circuits (VLSI Technology and Circuits)","start":{"date-parts":[[2024,6,16]]},"location":"Honolulu, HI, USA","end":{"date-parts":[[2024,6,20]]}},"container-title":["2024 IEEE Symposium on VLSI Technology and Circuits (VLSI Technology and Circuits)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/10631290\/10631310\/10631377.pdf?arnumber=10631377","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,8,31]],"date-time":"2024-08-31T04:49:34Z","timestamp":1725079774000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10631377\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,6,16]]},"references-count":7,"URL":"https:\/\/doi.org\/10.1109\/vlsitechnologyandcir46783.2024.10631377","relation":{},"subject":[],"published":{"date-parts":[[2024,6,16]]}}}