{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T00:25:16Z","timestamp":1725409516933},"reference-count":6,"publisher":"IEEE","license":[{"start":{"date-parts":[[2024,6,16]],"date-time":"2024-06-16T00:00:00Z","timestamp":1718496000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,6,16]],"date-time":"2024-06-16T00:00:00Z","timestamp":1718496000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2024,6,16]]},"DOI":"10.1109\/vlsitechnologyandcir46783.2024.10631387","type":"proceedings-article","created":{"date-parts":[[2024,8,26]],"date-time":"2024-08-26T17:23:31Z","timestamp":1724693011000},"page":"1-2","source":"Crossref","is-referenced-by-count":0,"title":["Medusa: A 0.83\/4.6 ${\\mu}\\mathrm{J}$\/Frame 86\/91.6%-CIFAR-10 TinyML Processor with Pipelined Pixel Streaming of Bottleneck Layers in 28nm CMOS"],"prefix":"10.1109","author":[{"given":"Rohan","family":"Doshi","sequence":"first","affiliation":[{"name":"Stanford University,CA,USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Massimo","family":"Giordano","sequence":"additional","affiliation":[{"name":"Stanford University,CA,USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Justin","family":"Olah","sequence":"additional","affiliation":[{"name":"Stanford University,CA,USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zhidong","family":"Cao","sequence":"additional","affiliation":[{"name":"Stanford University,CA,USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"MoonHyung","family":"Jang","sequence":"additional","affiliation":[{"name":"Stanford University,CA,USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Luke R.","family":"Upton","sequence":"additional","affiliation":[{"name":"Stanford University,CA,USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Athanasios","family":"Ramkaj","sequence":"additional","affiliation":[{"name":"Stanford University,CA,USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Boris","family":"Murmann","sequence":"additional","affiliation":[{"name":"Stanford University,CA,USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"journal-title":"NeurIPS21","author":"Banbury","key":"ref1"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/mm.1987.305006"},{"journal-title":"ISSCC23","author":"Yue","key":"ref3"},{"journal-title":"ISSCC21","author":"Jia","key":"ref4"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.5772\/139"},{"journal-title":"ISSCC18","author":"Bankman","key":"ref6"}],"event":{"name":"2024 IEEE Symposium on VLSI Technology and Circuits (VLSI Technology and Circuits)","start":{"date-parts":[[2024,6,16]]},"location":"Honolulu, HI, USA","end":{"date-parts":[[2024,6,20]]}},"container-title":["2024 IEEE Symposium on VLSI Technology and Circuits (VLSI Technology and Circuits)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/10631290\/10631310\/10631387.pdf?arnumber=10631387","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,9,3]],"date-time":"2024-09-03T05:22:04Z","timestamp":1725340924000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10631387\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,6,16]]},"references-count":6,"URL":"https:\/\/doi.org\/10.1109\/vlsitechnologyandcir46783.2024.10631387","relation":{},"subject":[],"published":{"date-parts":[[2024,6,16]]}}}