{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,11]],"date-time":"2026-04-11T00:41:55Z","timestamp":1775868115757,"version":"3.50.1"},"reference-count":9,"publisher":"IEEE","license":[{"start":{"date-parts":[[2024,6,16]],"date-time":"2024-06-16T00:00:00Z","timestamp":1718496000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,6,16]],"date-time":"2024-06-16T00:00:00Z","timestamp":1718496000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2024,6,16]]},"DOI":"10.1109\/vlsitechnologyandcir46783.2024.10631395","type":"proceedings-article","created":{"date-parts":[[2024,8,26]],"date-time":"2024-08-26T17:23:31Z","timestamp":1724693011000},"page":"1-2","source":"Crossref","is-referenced-by-count":20,"title":["Record Performance in GAA 2D NMOS and PMOS Using Monolayer MoS2 and WSe2 with Scaled Contact and Gate Length"],"prefix":"10.1109","author":[{"given":"W.","family":"Mortelmans","sequence":"first","affiliation":[{"name":"Components Research, Intel Corporation,Hillsboro,OR,USA,97124"}]},{"given":"P.","family":"Buragohain","sequence":"additional","affiliation":[{"name":"Components Research, Intel Corporation,Hillsboro,OR,USA,97124"}]},{"given":"C.","family":"Rogan","sequence":"additional","affiliation":[{"name":"Components Research, Intel Corporation,Hillsboro,OR,USA,97124"}]},{"given":"A.","family":"Kitamura","sequence":"additional","affiliation":[{"name":"Components Research, Intel Corporation,Hillsboro,OR,USA,97124"}]},{"given":"C.J.","family":"Dorow","sequence":"additional","affiliation":[{"name":"Components Research, Intel Corporation,Hillsboro,OR,USA,97124"}]},{"given":"K.P.","family":"O'Brien","sequence":"additional","affiliation":[{"name":"Components Research, Intel Corporation,Hillsboro,OR,USA,97124"}]},{"given":"R.","family":"Ramamurthy","sequence":"additional","affiliation":[{"name":"Quality and Reliability, Intel Corporation,Hillsboro,OR,USA,97124"}]},{"given":"J.","family":"Lux","sequence":"additional","affiliation":[{"name":"Components Research, Intel Corporation,Hillsboro,OR,USA,97124"}]},{"given":"T.","family":"Zhong","sequence":"additional","affiliation":[{"name":"Components Research, Intel Corporation,Hillsboro,OR,USA,97124"}]},{"given":"S.","family":"Harlson","sequence":"additional","affiliation":[{"name":"Components Research, Intel Corporation,Hillsboro,OR,USA,97124"}]},{"given":"E.","family":"Gillispie","sequence":"additional","affiliation":[{"name":"Components Research, Intel Corporation,Hillsboro,OR,USA,97124"}]},{"given":"T.","family":"Wilson","sequence":"additional","affiliation":[{"name":"Components Research, Intel Corporation,Hillsboro,OR,USA,97124"}]},{"given":"A.","family":"Oni","sequence":"additional","affiliation":[{"name":"Quality and Reliability, Intel Corporation,Hillsboro,OR,USA,97124"}]},{"given":"A.","family":"Penumatcha","sequence":"additional","affiliation":[{"name":"Components Research, Intel Corporation,Hillsboro,OR,USA,97124"}]},{"given":"M.","family":"Kavrik","sequence":"additional","affiliation":[{"name":"Components Research, Intel Corporation,Hillsboro,OR,USA,97124"}]},{"given":"K.","family":"Maxey","sequence":"additional","affiliation":[{"name":"Components Research, Intel Corporation,Hillsboro,OR,USA,97124"}]},{"given":"A.","family":"Kozhakhmetov","sequence":"additional","affiliation":[{"name":"Components Research, Intel Corporation,Hillsboro,OR,USA,97124"}]},{"given":"C-C.","family":"Lin","sequence":"additional","affiliation":[{"name":"Components Research, Intel Corporation,Hillsboro,OR,USA,97124"}]},{"given":"S.","family":"Lee","sequence":"additional","affiliation":[{"name":"Components Research, Intel Corporation,Hillsboro,OR,USA,97124"}]},{"given":"A.","family":"Vyatskikh","sequence":"additional","affiliation":[{"name":"Components Research, Intel Corporation,Hillsboro,OR,USA,97124"}]},{"given":"N.","family":"Arefin","sequence":"additional","affiliation":[{"name":"Global Sourcing for Equipment and Materials, Intel Corporation,Hillsboro,OR,USA,97124"}]},{"given":"P.","family":"Fischer","sequence":"additional","affiliation":[{"name":"Components Research, Intel Corporation,Hillsboro,OR,USA,97124"}]},{"given":"J.","family":"Kevek","sequence":"additional","affiliation":[{"name":"Components Research, Intel Corporation,Hillsboro,OR,USA,97124"}]},{"given":"T.","family":"Tronic","sequence":"additional","affiliation":[{"name":"Components Research, Intel Corporation,Hillsboro,OR,USA,97124"}]},{"given":"M.","family":"Metz","sequence":"additional","affiliation":[{"name":"Components Research, Intel Corporation,Hillsboro,OR,USA,97124"}]},{"given":"S.","family":"Clendenning","sequence":"additional","affiliation":[{"name":"Components Research, Intel Corporation,Hillsboro,OR,USA,97124"}]},{"given":"U.","family":"Avci","sequence":"additional","affiliation":[{"name":"Components Research, Intel Corporation,Hillsboro,OR,USA,97124"}]}],"member":"263","reference":[{"key":"ref1","first-page":"1","author":"Mertens","year":"2023","journal-title":"VLSI"},{"key":"ref2","first-page":"34","author":"Chung","year":"2022","journal-title":"IEDM"},{"key":"ref3","first-page":"10","author":"Chung","year":"2023","journal-title":"IEDM"},{"key":"ref4","first-page":"10","author":"Penumatcha","year":"2023","journal-title":"IEDM"},{"key":"ref5","first-page":"7","author":"Dorow","year":"2022","journal-title":"IEDM"},{"key":"ref6","first-page":"10","author":"Chou","year":"2023","journal-title":"IEDM"},{"key":"ref7","first-page":"10","author":"Provias","year":"2023","journal-title":"IEDM"},{"key":"ref8","author":"Mistry","year":"2015","journal-title":"IRPS"},{"key":"ref9","first-page":"7","author":"OBrien","year":"2021","journal-title":"IEDM"}],"event":{"name":"2024 IEEE Symposium on VLSI Technology and Circuits (VLSI Technology and Circuits)","location":"Honolulu, HI, USA","start":{"date-parts":[[2024,6,16]]},"end":{"date-parts":[[2024,6,20]]}},"container-title":["2024 IEEE Symposium on VLSI Technology and Circuits (VLSI Technology and Circuits)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/10631290\/10631310\/10631395.pdf?arnumber=10631395","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,8,31]],"date-time":"2024-08-31T04:49:49Z","timestamp":1725079789000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10631395\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,6,16]]},"references-count":9,"URL":"https:\/\/doi.org\/10.1109\/vlsitechnologyandcir46783.2024.10631395","relation":{},"subject":[],"published":{"date-parts":[[2024,6,16]]}}}