{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,10]],"date-time":"2026-04-10T00:49:21Z","timestamp":1775782161420,"version":"3.50.1"},"reference-count":6,"publisher":"IEEE","license":[{"start":{"date-parts":[[2024,6,16]],"date-time":"2024-06-16T00:00:00Z","timestamp":1718496000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,6,16]],"date-time":"2024-06-16T00:00:00Z","timestamp":1718496000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001809","name":"NSFC","doi-asserted-by":"publisher","award":["92164204,62222119"],"award-info":[{"award-number":["92164204,62222119"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2024,6,16]]},"DOI":"10.1109\/vlsitechnologyandcir46783.2024.10631415","type":"proceedings-article","created":{"date-parts":[[2024,8,26]],"date-time":"2024-08-26T17:23:31Z","timestamp":1724693011000},"page":"1-2","source":"Crossref","is-referenced-by-count":5,"title":["A 67F<sup>2<\/sup> Reconfigurable PUF Using 1T2R RRAM Switching Competition in 28nm CMOS with 5e-9 Bit Error Rate"],"prefix":"10.1109","author":[{"given":"Yue","family":"Cao","sequence":"first","affiliation":[{"name":"Frontier Institute of Chip and System, Fudan University,Shanghai,China"}]},{"given":"Honghu","family":"Yang","sequence":"additional","affiliation":[{"name":"Zhangjiang Laboratory,Shanghai,China"}]},{"given":"Jianguo","family":"Yang","sequence":"additional","affiliation":[{"name":"Zhangjiang Laboratory,Shanghai,China"}]},{"given":"Qi","family":"Liu","sequence":"additional","affiliation":[{"name":"Frontier Institute of Chip and System, Fudan University,Shanghai,China"}]},{"given":"Ming","family":"Liu","sequence":"additional","affiliation":[{"name":"Frontier Institute of Chip and System, Fudan University,Shanghai,China"}]}],"member":"263","reference":[{"key":"ref1","author":"Lee","year":"2022","journal-title":"JSSC"},{"key":"ref2","author":"Liu","year":"2021","journal-title":"ISSCC"},{"key":"ref3","author":"Park","year":"2021","journal-title":"ISSCC"},{"key":"ref4","author":"He","year":"2021","journal-title":"ISSCC"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1016\/0167-9260(89)90063-1"},{"key":"ref6","author":"Pang","year":"2019","journal-title":"ISSCC"}],"event":{"name":"2024 IEEE Symposium on VLSI Technology and Circuits (VLSI Technology and Circuits)","location":"Honolulu, HI, USA","start":{"date-parts":[[2024,6,16]]},"end":{"date-parts":[[2024,6,20]]}},"container-title":["2024 IEEE Symposium on VLSI Technology and Circuits (VLSI Technology and Circuits)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/10631290\/10631310\/10631415.pdf?arnumber=10631415","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T07:39:59Z","timestamp":1725435599000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10631415\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,6,16]]},"references-count":6,"URL":"https:\/\/doi.org\/10.1109\/vlsitechnologyandcir46783.2024.10631415","relation":{},"subject":[],"published":{"date-parts":[[2024,6,16]]}}}